

**Lecture 17 – Introduction to MIPS
 Instruction Representation III**



2004-10-08

Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

World Cyber Games →

5-day competition held in SF to determine the top video game players in the world. Halo, Warcraft III, FIFA Soccer, Counter-Strike, etc.
 www.worldcybergames.com



Outline

- Disassembly
- Pseudoinstructions and “True” Assembly Language (TAL) v. “MIPS” Assembly Language (MAL)



Decoding Machine Language

- How do we convert 1s and 0s to C code?
 Machine language ⇒ C?

• For each 32 bits:

- Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format.
- Use instruction type to determine which fields exist.
- Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number.

• Logically convert this MIPS code into valid C code. Always possible? Unique?



Decoding Example (1/7)

- Here are six machine language instructions in hexadecimal:

00001025_{hex}
 0005402A_{hex}
 11000003_{hex}
 00441020_{hex}
 20A5FFFF_{hex}
 08100001_{hex}

- Let the first instruction be at address 4,194,304_{ten} (0x00400000_{hex}).
- Next step: convert hex to binary



Decoding Example (2/7)

- The six machine language instructions in binary:

```
0000000000000000000001000000100101
0000000000000000010101000000000101010
00010001000000000000000000000000011
0000000001000100000010000001000000
001000000101001011111111111111111
000010000001000000000000000000001
```

- Next step: identify opcode and format

R	0	rs	rt	rd	shamt	funct
I	1, 4-31	rs	rt	immediate		
J	2 or 3	target address				



Decoding Example (3/7)

- Select the opcode (first 6 bits) to determine the format:

Format:

R	00000	00000000000001000000100101
R	00000	00000001010100000000101010
I	00010	000000000000000000000000011
R	00000	00010001000001000000100000
I	00100	0010100101111111111111111
J	00001	000001000000000000000000001

- Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format.



Next step: separation of fields

Decoding Example (4/7)

- Fields separated based on format/opcode:

Format:

R	0	0	0	2	0	37
R	0	0	5	8	0	42
I	4	8	0	+3		
R	0	2	4	2	0	32
I	8	5	5	-1		
J	2	1,048,577				

- Next step: translate (“disassemble”) to MIPS assembly instructions



Decoding Example (5/7)

- MIPS Assembly (Part 1):

Address: Assembly instructions:

```
0x00400000 or $2,$0,$0
0x00400004 slt $8,$0,$5
0x00400008 beq $8,$0,3
0x0040000c add $2,$2,$4
0x00400010 addi $5,$5,-1
0x00400014 j 0x100001
```

- Better solution: translate to more meaningful MIPS instructions (fix the branch/jump and add labels, registers)



Decoding Example (6/7)

- MIPS Assembly (Part 2):

```
Loop: or $v0,$0,$0
      slt $t0,$0,$a1
      beq $t0,$0,Exit
      add $v0,$v0,$a0
      addi $a1,$a1,-1
      j Loop
Exit:
```

- Next step: translate to C code (be creative!)



Decoding Example (7/7)

- Before Hex: • After C code (Mapping below)

```
00001025_hex $v0: product
0005402A_hex $a0: multiplicand
11000003_hex $a1: multiplier
00441020_hex product = 0;
20A5FFFF_hex while (multiplier > 0) {
08100001_hex   product += multiplicand;
                multiplier -= 1;
                }
```

```
or $v0,$0,$0
Loop: slt $t0,$0,$a1
      beq $t0,$0,Exit
      add $v0,$v0,$a0
      addi $a1,$a1,-1
      j Loop
Exit:
```

Demonstrated Big 61C Idea: Instructions are just numbers, code is treated like data



Kilo, Mega, Giga, Tera, Peta, Exa, Zetta, Yotta

physics.nist.gov/cuu/Units/binary.html

- Common use prefixes (all SI, except K [= k in SI])

Name	Abbr	Factor	SI size
Kilo	K	2 ¹⁰ = 1,024	10 ³ = 1,000
Mega	M	2 ²⁰ = 1,048,576	10 ⁶ = 1,000,000
Giga	G	2 ³⁰ = 1,073,741,824	10 ⁹ = 1,000,000,000
Tera	T	2 ⁴⁰ = 1,099,511,627,776	10 ¹² = 1,000,000,000,000
Peta	P	2 ⁵⁰ = 1,125,899,906,842,624	10 ¹⁵ = 1,000,000,000,000,000
Exa	E	2 ⁶⁰ = 1,152,921,504,606,846,976	10 ¹⁸ = 1,000,000,000,000,000,000
Zetta	Z	2 ⁷⁰ = 1,180,591,620,717,411,303,424	10 ²¹ = 1,000,000,000,000,000,000,000
Yotta	Y	2 ⁸⁰ = 1,208,925,819,614,629,174,706,176	10 ²⁴ = 1,000,000,000,000,000,000,000,000

- Confusing! Common usage of “kilobyte” means 1024 bytes, but the “correct” SI value is 1000 bytes
- Hard Disk manufacturers & Telecommunications are the only computing groups that use SI factors, so what is advertised as a 30 GB drive will actually only hold about 28 x 2³⁰ bytes, and a 1 Mbit/s connection transfers 10⁶ bps.



kibi, mebi, gibi, tebi, pebi, exbi, zebi, yobi

en.wikipedia.org/wiki/Binary_prefix

- New IEC Standard Prefixes [only to exbi officially]

Name	Abbr	Factor
kibi	Ki	2 ¹⁰ = 1,024
mebi	Mi	2 ²⁰ = 1,048,576
gibi	Gi	2 ³⁰ = 1,073,741,824
tebi	Ti	2 ⁴⁰ = 1,099,511,627,776
pebi	Pi	2 ⁵⁰ = 1,125,899,906,842,624
exbi	Ei	2 ⁶⁰ = 1,152,921,504,606,846,976
zebi	Zi	2 ⁷⁰ = 1,180,591,620,717,411,303,424
yobi	Yi	2 ⁸⁰ = 1,208,925,819,614,629,174,706,176

As of this writing, this proposal has yet to gain widespread use...

- International Electrotechnical Commission (IEC) in 1999 introduced these to specify binary quantities.
 - Names come from shortened versions of the original SI prefixes (same pronunciation) and *bi* is short for “binary”, but pronounced “bee” :-)
- Now SI prefixes only have their base-10 meaning and never have a base-2 meaning.



Review from before: lui

• So how does lui help us?

• Example:

```
addi $t0,$t0, 0xABABCDCD
```

becomes:

```
lui   $at, 0xABAB
ori   $at, $at, 0xCDCD
add   $t0,$t0,$at
```

• Now each I-format instruction has only a 16-bit immediate.

• Wouldn't it be nice if the assembler would this for us automatically?

- If number too big, then just automatically replace addi with lui, ori, add



True Assembly Language (1/3)

• Pseudoinstruction: A MIPS instruction that doesn't turn directly into a machine language instruction, but into other MIPS instructions

• What happens with pseudoinstructions?

- They're broken up by the assembler into several "real" MIPS instructions.
- But what is a "real" MIPS instruction? Answer in a few slides

• First some examples



Example Pseudoinstructions

• Register Move

```
move reg2,reg1
```

Expands to:

```
add reg2,$zero,reg1
```

• Load Immediate

```
li reg,value
```

If value fits in 16 bits:

```
addi reg,$zero,value
```

else:

```
lui reg,upper 16 bits of value
```

```
ori reg,$zero,lower 16 bits
```



True Assembly Language (2/3)

• Problem:

- When breaking up a pseudoinstruction, the assembler may need to use an extra reg.
- If it uses any regular register, it'll overwrite whatever the program has put into it.

• Solution:

- Reserve a register (\$1, called \$at for "assembler temporary") that assembler will use to break up pseudo-instructions.
- Since the assembler may use this at any time, it's not safe to code with it.



Example Pseudoinstructions

• Rotate Right Instruction


```
ror reg,value
```

Expands to:

```
srl $at,reg,value
```

```
sll reg,reg,32-value
```

```
or reg,reg,$at
```



• "No Operation" instruction

```
nop
```

Expands to instruction = 0_{ten},

```
sll $0,$0,0
```



Example Pseudoinstructions

• Wrong operation for operand

```
addu reg,reg,value # should be addiu
```

If value fits in 16 bits, addu is changed to:

```
addiu reg,reg,value
```

else:

```
lui $at,upper 16 bits of value
```

```
ori $at,$at,lower 16 bits
```

```
addu reg,reg,$at
```

• How do we avoid confusion about whether we are talking about MIPS assembler with or without pseudoinstructions?



True Assembly Language (3/3)

- **MAL** (MIPS Assembly Language): the set of instructions that a programmer may use to code in MIPS; this **includes** pseudoinstructions
- **TAL** (True Assembly Language): set of instructions that can actually get translated into a single machine language instruction (32-bit binary string)
- A program must be converted from MAL into TAL before translation into 1s & 0s.



Questions on Pseudoinstructions

- **Question:**
 - How does MIPS recognize pseudo-instructions?
- **Answer:**
 - It looks for officially defined pseudo-instructions, such as **ror** and **move**
 - It looks for special cases where the operand is incorrect for the operation and tries to handle it gracefully



Rewrite TAL as MAL

• **TAL:**

```
Loop:   or    $v0,$0,$0
        slt  $t0,$0,$a1
        beq  $t0,$0,Exit
        add  $v0,$v0,$a0
        addi $a1,$a1,-1
        j    Loop
Exit:
```

- This time convert to MAL
- It's OK for this exercise to make up MAL instructions



Rewrite TAL as MAL (Answer)

• **TAL:**

```
Loop:   or    $v0,$0,$0
        slt  $t0,$0,$a1
        beq  $t0,$0,Exit
        add  $v0,$v0,$a0
        addi $a1,$a1,-1
        j    Loop
Exit:
```

• **MAL:**

```
Loop:   li    $v0,0
        bge  $zero,$a1,Exit
        add  $v0,$v0,$a0
        sub  $a1,$a1,1
        j    Loop
Exit:
```



Peer Instruction

Which of the instructions below are **MAL** and which are TAL?

- A. `addi $t0, $t1, 40000`
- B. `beq $s0, 10, Exit`
- C. `sub $t0, $t1, 1`



	ABC
1:	MMM
2:	MMT
3:	MTM
4:	MTT
5:	TMM
6:	TMT
7:	TTM
8:	TTT

In conclusion

- Disassembly is simple and starts by decoding opcode field.
 - Be creative, efficient when authoring C
- Assembler expands real instruction set (TAL) with pseudoinstructions (MAL)
 - Only TAL can be converted to raw binary
 - Assembler's job to do conversion
 - Assembler uses reserved register `$at`
 - MAL makes it **much** easier to write MIPS

