







- ISA is very important abstraction layer
 - · Contract between HW and SW
- Basic building blocks are logic gates
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- · Circuit delays are fact of life
- Two types
 - Stateless Combinational Logic (&,I,~), in which output is function of input only





· State circuits (e.g., registers)






































A. HW feedback akin to SW recursion B. We can implement a D-Q flipflop as simple CL (And, Or, Not gates) C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input. Causa, Fat 200 & Duc Garda, Fat 200 &

Peer Instruction

"And In conclusion..."

• We use feedback to maintain state

• Register files used to build memories

• D-FlipFlops used to build Register files

• Clocks tell us when D-FlipFlops change

• Setup and Hold times important

• We pipeline big-delay CL for faster clock

• Finite State Machines extremely useful

• You'll see them in HW classes (150,152) & 164