

**Lecture 23 –
 Combinational Logic Blocks**

2004-10-22



Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia


Age of the Machines?

“The UN's annual World Robotics Survey for 2004 predicts that there will be a seven-fold surge in household robots by the end of 2007. Robots that mow your lawn, vacuum, wash windows, clean swimming pools, & entertainment robots such as the Aibo are vying for a place in our homes.”



Review

- Use this table and techniques we learned to transform from 1 to another



Peer Instruction Correction

A. $(a+b) \cdot (\bar{a}+b) =?= b$

$(a+b) \cdot (\bar{a}+b)$

$a\bar{a}+ab+b\bar{a}+bb$ *distribution*

$0+b(a+\bar{a})+b$ *complimentarity, commutativity, distribution, idempotent*

$b(1)+b$ *identity, complimentarity*

$b+b$ *identity*

b *idempotent*




Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor




Data Multiplexor (here 2-to-1, n-bit-wide)



N instances of 1-bit-wide mux

How many rows in TT?




$$\begin{aligned}
 c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab \\
 &= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\
 &= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\
 &= \bar{s}(a(1) + s((1)b) \\
 &= \bar{s}a + sb
 \end{aligned}$$



How do we build a 1-bit-wide mux?

$$\bar{s}a + sb$$




CS 61C L23 Combinational Logic Blocks (7)

Garcia, Fall 2004 © UCB

4-to-1 Multiplexor?

How many rows in TT?



$$e = \bar{s}_1\bar{s}_0a + \bar{s}_1s_0b + s_1\bar{s}_0c + s_1s_0d$$




CS 61C L23 Combinational Logic Blocks (8)

Garcia, Fall 2004 © UCB

Is there any other way to do it?

Hint: NCAA tourney!



Ans: Hierarchically!



CS 61C L23 Combinational Logic Blocks (9)

Garcia, Fall 2004 © UCB

Administrivia : Midterm...

- You spoke and we heard
 - The final can be in pen OR pencil
 - We should have given the choice of pen or pencil, and if you choose pencil, no regrade
 - More scratch space...will be there (trees be damned)
- Want a regrade?
 - Return your exam and a stapled paragraph explaining which question(s) needed regrading AND WHY and we'll take a look at the next TA mtg
- Your grade MAY go down, no complaints




CS 61C L23 Combinational Logic Blocks (10)

Garcia, Fall 2004 © UCB

Arithmetic and Logic Unit

• Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)

• We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when $S=00$, $R=A+B$
 when $S=01$, $R=A-B$
 when $S=10$, $R=A \text{ AND } B$
 when $S=11$, $R=A \text{ OR } B$



CS 61C L23 Combinational Logic Blocks (11)

Garcia, Fall 2004 © UCB

Our simple ALU



CS 61C L23 Combinational Logic Blocks (12)

Garcia, Fall 2004 © UCB

Adder/Subtractor Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



Adder/Subtractor – One-bit adder LSB...

	a ₃	a ₂	a ₁	a ₀
+	b ₃	b ₂	b ₁	b ₀
	s ₃	s ₂	s ₁	s ₀

a ₀	b ₀	s ₀	c ₁
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

s₀ =

c₁ =



Adder/Subtractor – One-bit adder (1/2)...

	a ₃	a ₂	a ₁	a ₀
+	b ₃	b ₂	b ₁	b ₀
	s ₃	s ₂	s ₁	s ₀



a _i	b _i	c _i	s _i	c _{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

s_i =

c_{i+1} =



Adder/Subtractor – One-bit adder (2/2)...




s_i = XOR(a_i, b_i, c_i)

c_{i+1} = MAJ(a_i, b_i, c_i) = a_ib_i + a_ic_i + b_ic_i



N 1-bit adders ⇒ 1 N-bit adder




What about overflow?
Overflow = c_n?



What about overflow?

• Consider a 2-bit signed # & overflow:

- 10 = -2 + -2 or -1
- 11 = -1 + -2 only
- 00 = 0 NOTHING!
- 01 = 1 + 1 only



• Highest adder

- C₁ = Carry-in = C_{in}, C₂ = Carry-out = C_{out}
- No C_{out} or C_{in} ⇒ NO overflow!

What op? • C_{in} and C_{out} ⇒ NO overflow!


- C_{in}, but no C_{out} ⇒ A, B both > 0, overflow!
- C_{out}, but no C_{in} ⇒ A, B both < 0, overflow!



What about overflow?

- Consider a 2-bit signed # & overflow:

10 = -2
 11 = -1
 00 = 0
 01 = 1




- Overflows when...

- C_{in} , but no $C_{out} \Rightarrow A, B$ both > 0 , overflow!
- C_{out} , but no $C_{in} \Rightarrow A, B$ both < 0 , overflow!

overflow = c_n XOR c_{n-1}



Extremely Clever Subtractor



Peer Instruction

- Truth table for mux with 4-bits of signals is 2^4 rows long
- We could cascade N 1-bit shifters to make 1 N-bit shifter for srl, sll
- If 1-bit adder delay is T, the N-bit adder delay would also be T

	ABC
1:	FFF
2:	F F T
3:	F T F
4:	F T T
5:	T F F
6:	T F T
7:	T T F
8:	T T T



Peer Instruction Answer



“And In conclusion...”

- Use muxes to select among input
 - S input bits selects 2^S inputs
 - Each input can be n-bits wide, indep of S
- Implement muxes hierarchically
- ALU can be implemented using a mux
 - Coupled with basic block elements
- N-bit adder-subtractor done using N 1-bit adders with XOR gates on input
 - XOR serves as conditional inverter

