

**Lecture 27 –
 Single Cycle CPU Datapath, with Verilog II**

2004-11-01



Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Another shutout for Cal! →

Unbelievable! The #4 Bears were dominant in beating ASU 27-0. JJ Arrington shatters Cal records w/his 7th-straight 100yd game, becoming the fastest Cal player ever to reach 1,000 yds. It's ASU's 1st shutout loss in 9 yrs & our first time in the top 5 in 52 years!!



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (1)

OU next Sat...

calbears.com
 Garcia, Spring 2004 © UCB

Why is it “memArray [address [9:2]]”?

- Our memory is always byte-addressed
 - We can 1b from 0x0, 0x1, 0x2, 0x3, ...
- 1w only reads word-aligned requests
 - We only call 1w with 0x0, 0x4, 0x8, 0xC, ...
 - I.e., the last two bits are always 0
- memArray is a word wide and 2⁸ deep
 - reg [31:0] memArray [0:256-1];
 - Size = 4 Bytes/row * 256 rows = 1024 B
 - If we're simulating 1w/sw, we R/W words
 - What bits select the first 256 words? [9:2]!
 - 1st word = 0x0 = 0b000 = memArray[0];
 - 2nd word = 0x4 = 0b100 = memArray[1], etc.



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (2)

Garcia, Spring 2004 © UCB

How to Design a Processor: step-by-step

1. Analyze instruction set architecture (ISA) => datapath requirements
 - meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (3)

Garcia, Spring 2004 © UCB

Storage Element: Register (Building Block)

- Similar to D Flip Flop except
 - N-bit input and output
 - Write Enable input
- Write Enable:
 - negated (or deasserted) (0): Data Out will not change
 - asserted (1): Data Out will become Data In



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (4)

Garcia, Spring 2004 © UCB

Verilog 32-bit Register for MIPS Interpreter

```
// Behavioral model of 32-bit Register:
// positive edge-triggered,
// synchronous active-high reset.
module reg32 (CLK,Q,D,wEnb);
    input  CLK, wEnb;
    input  [31:0] D;
    output [31:0] Q;
    reg    [31:0] Q;

    always @ (posedge CLK)
        if (wEnb)
            Q = D;
endmodule // reg32
```




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (5)

Garcia, Spring 2004 © UCB

Storage Element: Register File

- Register File consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
 - RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after “access time.”



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (6)

Garcia, Spring 2004 © UCB

Verilog Register File for MIPS Interpreter (1/3)

```
// Behavioral model of register file:
// 32-bit wide, 32 words deep,
// two asynchronous read-ports,
// one synchronous write-port.
// Dump register file contents to
// console on pos edge of dump signal.
```



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (7)

Garcia, Spring 2004 © UCB

Verilog Register File for MIPS Interpreter (2/3)

```
module regFile (CLK, wEnb, DMP,
writeReg, writeD, readReg1, readD1,
readReg2, readD2);
input CLK, wEnb, DMP;
input [4:0] writeReg, readReg1,
readReg2;
input [31:0] writeD;
output [31:0] readD1, readD2;
reg [31:0] readD1, readD2;
reg [31:0] array [0:31];
reg dirty1, dirty2;
integer i;
```

- 3 5-bit fields to select registers: 1 write register, 2 read register



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (8)

Garcia, Spring 2004 © UCB

Verilog Register File for MIPS Interpreter (3/3)

```
always @ (posedge CLK)
if (wEnb)
if (writeReg!=5'h0) // why?
begin
array[writeReg] = writeD;
dirty1=1'b1;
dirty2=1'b1;
end
always @ (readReg1 or dirty1)
begin
readD1 = array[readReg1];
dirty1=0;
end
```



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (9)

Garcia, Spring 2004 © UCB

Step 3: Assemble DataPath meeting requirements

- Register Transfer Requirements ⇒ Datapath Assembly
- Instruction Fetch
- Read Operands and Execute Operation




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (10)

Garcia, Spring 2004 © UCB

3a: Overview of the Instruction Fetch Unit

- The common RTL operations
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code: PC = PC + 4
 - Branch and Jump: PC = "something else"




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (11)

Garcia, Spring 2004 © UCB


3b: Add & Subtract

- R[rd] = R[rs] op R[rt] Ex.: addu rd, rs, rt

- Ra, Rb, and Rr come from instruction's Rs, Rt, and Rd fields



- ALUctr and RegWr: control logic after decoding the instruction




- Already defined register file, ALU

CS 61C L27 Single Cycle CPU Datapath, with Verilog II (12)

Garcia, Spring 2004 © UCB

Clocking Methodology





- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- “Critical path” (longest path through logic) determines length of clock period



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (13)

Garcia, Spring 2004 © UCB

Register-Register Timing: One complete cycle




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (14)

Garcia, Spring 2004 © UCB

3c: Logical Operations with Immediate

- $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$




Already defined 32-bit MUX; Zero Ext?

CS 61C L27 Single Cycle CPU Datapath, with Verilog II (15)

Garcia, Spring 2004 © UCB

3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[imm16]]$
- Example: `lw rt, rs, imm16`




CS 61C L27 Single Cycle CPU Datapath, with Verilog II (16)

Garcia, Spring 2004 © UCB

3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[imm16]] = R[rt]$
- Ex.: `sw rt, rs, imm16`



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (17)

Garcia, Spring 2004 © UCB




3f: The Branch Instruction

- `beq rs, rt, imm16`
- $\text{mem}[PC]$ Fetch the instruction from memory
- $\text{Equal} = R[rs] == R[rt]$ Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - $PC = PC + 4 + (\text{SignExt}(imm16) \times 4)$
- else
 - $PC = PC + 4$



CS 61C L27 Single Cycle CPU Datapath, with Verilog II (18)

Garcia, Spring 2004 © UCB



Peer Instruction

Suppose we're writing a MIPS interpreter in Verilog. Which sequence below is best organization for the interpreter?

- repeat loop that fetches instructions
- while loop that fetches instructions
- Decodes instructions using case statement
- Decodes instr. using chained if statements
- Executes each instruction
- Increments PC by 4

1:	ACEF
2:	ADEF
3:	AECF
4:	AEDF
5:	BCEF
6:	BDEF
7:	BECF
8:	BEDF
9:	EF
0:	FAE

CS 61C L27 Single Cycle CPU Datapath, with Verilog II (22) Garcia, Spring 2004 © UCB

Summary: Single cycle datapath

- 5 steps to design a processor
 - Analyze instruction set => datapath requirements
 - Select set of datapath components & establish clock methodology
 - Assemble datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
- Control is the hard part
- Next time!

CS 61C L27 Single Cycle CPU Datapath, with Verilog II (23) Garcia, Spring 2004 © UCB

Dwarfing the importance of this lecture...

...is the importance that tomorrow you get out and

VOTE!

CS 61C L27 Single Cycle CPU Datapath, with Verilog II (24) Garcia, Spring 2004 © UCB