#### inst.eecs.berkeley.edu/~cs61c

#### **CS61C: Machine Structures**

## Lecture 28 – Single Cycle CPU Control I

2004-11-02

**Lecturer PSOE Dan Garcia** 

www.cs.berkeley.edu/~ddgarcia

Déjà vu all over again! ⇒ Who Won?

As of 2am 2004-11-03, it looks like Bush was ahead but hadn't yet clinched it. We may have to wait for a recount and an Ohio tabulation of provisional ballots. A Country Divided!

CNN . COM Garcia, Fall 2004 © UCB

#### Review: How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA)
   => datapath <u>requirements</u>
  - meaning of each instruction is given by the register transfers
  - datapath must include storage element for ISA registers
  - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.




## Why do we have two dirty bits?

```
if (wEnb)
   if (writeReg!=4'h0)
       begin
         array[writeReg] = writeD;
         dirty1=1'b1;
         dirty2=1'b1;
      end
always @ (readReg1 or dirty1)
   begin
     readD1 = array[readReg1];
     dirty1=0;
   end
always @ (readReg2 or dirty2)
   begin
      readD2 = array[readReq2];
      dirty2=0;
   end
```


#### **Review: 3e: Store Operations**

Mem[ R[rs] + SignExt[imm16] ] = R[rt]

Ex.: sw rt, rs, imm16



#### **3f: The Branch Instruction**




- •beq rs, rt, imm16
  - mem[PC] Fetch the instruction from memory
  - Equal = R[rs] == R[rt] Calculate branch condition
  - if (Equal) Calculate the next instruction's address
    - PC = PC + 4 + (SignExt(imm16) x 4) else
      - PC = PC + 4




#### **Datapath for Branch Operations**

beq rs, rt, imm16
 Datapath generates condition (equal)







## Putting it All Together: A Single Cycle Datapath



#### **An Abstract View of the Critical Path**




## **An Abstract View of the Implementation**







## **Summary: A Single Cycle Datapath**

- Rs, Rt, Rd, Imed16 connected to datapath
- We have everything except control signals



#### **Anatomy Review: 5 components of any Computer**







## **Recap: Meaning of the Control Signals**

• nPC MUX sel:  $0 \Rightarrow PC \leftarrow PC + 4$  $1 \Rightarrow PC \leftarrow PC + 4 +$ "n"=next {SignExt(Im16), 00 }

 Later in lecture: higher-level connection between mux and branch cond

nPC MUX sel Inst Memory CS 61C L28 Single Cy cle CPU Control I (12)



mm16

## Recap: Meaning of the Control Signals

ExtOp: "zero", "sign"

° MemWr: 1 ⇒ write memory


• ALUsrc:  $0 \Rightarrow \text{regB}$ ;

° MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem

1 ⇒ immed

° RegDst: 0 ⇒ "rt"; 1 ⇒ "rd"

• ALUctr: "add", "sub", "or" RegWr: 1 ⇒ write register






Garcia, Fall 2004 © UCB


#### **Great talk today – Don't miss**

#### 306 Soda Hall @ 4pm

- Dr. David Anderson
  - Space Sciences Laboratory, U.C. Berkeley. SETI Director

## "Public Resource Computing"






#### **Administrivia**

- Dan will be away at a conference on Thursday and Friday, Andrew will cover lecture.
- We regraded all the midterms and your TAs have them to return to you.



#### **RTL: The Add Instruction**



MEM[PC]

- Fetch the instruction from memory
- •R[rd] = R[rs] + R[rt] The actual operation
- •PC = PC + 4 Calculate the next instruction's address




## Instruction Fetch Unit at the Beginning of Add


 Fetch the instruction from Instruction memory: Instruction = MEM[PC]

same for Inst all instructions ► Instruction<31:0> **Memory** Adr nPC\_MUX\_sel mm16



#### The Single Cycle Datapath during Add






#### Instruction Fetch Unit at the End of Add

 $\cdot PC = PC + 4$ 

CS 61C L28 Single Cycle CPU Control I (19)

This is the same for all instructions except:



#### **Peer Instruction**

# Suppose we're writing a MIPS interpreter in Verilog. Which sequence below is best organization for the interpreter?

- A. repeat loop that fetches instructions
- B. while loop that fetches instructions
- C. Decodes instructions using case statement
- D. Decodes instr. using chained if statements
- E. Executes each instruction
- F. Increments PC by 4

1: ACEF

2: ADEF

3: AECF

4: AEDF

5: BCEF

6: BDEF

7: BECF

8: BEDF

9: EF

0: FAE

## Summary: Single cycle datapath

## °5 steps to design a processor

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. <u>Select</u> set of datapath components & establish clock methodology

Control

**Datapath** 

- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
- °Control is the hard part
- °MIPS makes that easier
  - Instructions same size
  - Source registers always in same place
  - Immediates same size, location

Operations always on registers/immediates



Input

**Output** 

Memory