inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

Lecture 30 – Introduction to Pipelined Execution



Pixar does it again! Our neighbors have a hit with The Incredibles!

CS 61C L30 Introduction to Pipelined Execution (1)

2004-11-08

Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia



theincredibles.com

Review: Single cycle datapath

°5 steps to design a processor

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. <u>Assemble</u> datapath meeting the requirements
- 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.

 Processor
- 5. <u>Assemble</u> the control logic
- [°]Control is the hard part
- ° MIPS makes that easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location

Operations always on registers/immediates



Review Datapath (1/3)

- Datapath is the hardware that performs operations necessary to execute programs.
- Control instructs datapath on what to do next.
- Datapath needs:
 - access to storage (general purpose registers and memory)
 - computational ability (ALU)
 - helper hardware (local registers and PC)



- Five stages of datapath (executing an instruction):
 - 1. Instruction Fetch (Increment PC)
 - 2. Instruction Decode (Read Registers)
 - 3. ALU (Computation)
 - 4. Memory Access
 - **5. Write to Registers**
- ALL instructions must go through ALL five stages.



Review Datapath (3/3)





Gotta Do Laundry

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
- ° Washer takes 30 minutes
- ° Dryer takes 30 minutes
- ° "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers











S 61C L30 Introduction to Pipelined Execution (6)

Sequential Laundry





Pipelined Laundry





CS 61C L30 Introduction to Pipelined Execution (8)

- Latency: time to completely execute a certain task
 - for example, time to read a sector from disk is disk access time or disk latency
- Throughput: amount of work that can be done over a period of time



Pipelining Lessons (1/2)



- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number pipe stages</u>
- Time to "fill" pipeline and time to "drain" it reduces speedup: 2.3X v. 4X in this example



r

Pipelining Lessons (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages also reduces speedup



Steps in Executing MIPS

- 1) **IFetch**: Fetch Instruction, Increment PC
- 2) <u>Decode</u> Instruction, Read Registers
- 3) <u>Execute</u>: Mem-ref: Calculate Address Arith-log: Perform Operation

4) Memory: Load: Read Data from Memory Store: Write Data to Memory

5) Write Back: Write Data to Register



CS 61C L30 Introduction to Pipelined Execution (12)

Pipelined Execution Representation



 Every instruction must take same number of steps, also called pipeline "<u>stages</u>", so some will go idle sometimes



Review: Datapath for MIPS







CS 61C L30 Introduction to Pipelined Execution (14)

Graphical Pipeline Representation

(In Reg, right half highlight read, left half write) Time (clock cycles)



CS 61C L30 Introduction to Pipelined Execution (15)

Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instr rate
- Nonpipelined Execution:
 - Iw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
 - add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns
- Pipelined Execution:
 - Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns



Pipeline Hazard: Matching socks in later load



A depends on D; stall since folder tied up



CS 61C L30 Introduction to Pipelined Execution (17)

- Final Exam will be in 230 Hearst Gym
 - Tue, 2004-12-14, 12:30-3:30pm
- Thanks to Andrew for filling in on Fri!
- Cal still ranked in the top 5
 - Survived a scare on Sat
 - We're the top candidate for the Rose Bowl



Problems for Computers

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
 - <u>Structural hazards</u>: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - <u>Control hazards</u>: Pipelining of branches
 & other instructions <u>stall</u> the pipeline until the hazard; "<u>bubbles</u>" in the pipeline
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)



Structural Hazard #1: Single Memory (1/2)



Structural Hazard #1: Single Memory (2/2)

Solution:

- infeasible and inefficient to create second memory
- (We'll learn about this more next week)
- so simulate this by having two Level 1
 <u>Caches</u> (a temporary smaller [of usually most recently used] copy of memory)
- have both an L1 Instruction Cache and an L1 Data Cache
- need more complex hardware to control when both caches miss



Structural Hazard #2: Registers (1/2)



CS 61C L30 Introduction to Pipelined Execution (22)

Structural Hazard #2: Registers (2/2)

- Fact: Register access is VERY fast: takes less than half the time of ALU stage
- Solution: introduce convention
 - always Write to Registers during first half of each clock cycle
 - always Read from Registers during second half of each clock cycle
 - Result: can perform Read and Write during same clock cycle





- A. Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- B. Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- C. We can <u>rely on compilers</u> to help us avoid data hazards by reordering instrs.



CS 61C L30 Introduction to Pipelined Execution (24)

ABC

FFF

FFT

FTF

FTT

TFF

TFT

ጥጥፑ

ጥጥጥ

1 .

2.

3:

4 :

5.

6:

7・

Peer Instruction Answer

- A. <u>Throughput</u> better, not execution time
- B. "...longer pipelines do usually mean faster clock, but branches cause problems!
- C. "they happen too often & delay too long." <u>Forwarding!</u> (e.g, Mem \Rightarrow ALU)
- A. Thanks to pipelining. I have reduced the time it took me to wash my him
- B. Longer proelines are always a win (since less work per stage & a faste clock).
- C. We can <u>rely on compiler</u> to help us avoid data hat ards of reprdering in surs.





Things to Remember

- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.

