



Control Hazard: Branching (2/7) Control Hazard: Branching (3/7) We put branch decision-making • Initial Solution: Stall until decision is hardware in ALU stage made · therefore two more instructions after the insert "no-op" instructions: those that branch will always be fetched, whether accomplish nothing, just take time or not the branch is taken Drawback: branches take 3 clock cycles Desired functionality of a branch each (assuming comparator is put in ALU stage) if we do not take the branch. don't waste any time and continue executing normally · if we take the branch, don't execute any instructions after the branch, just go to the desired label GGL CSGIC L31 PI ed Execution, part II (5) Garcia, Fall 2004 © UCB

Garcia, Fall 2004 © UCB



Garcia, Fall 2004 © UCB

Control Hazard: Branching (4/7)

- Optimization #1:
 - move asynchronous comparator up to Stage 2
 - as soon as instruction is decoded (Opcode identifies is as a branch), immediately make a decision and set the value of the PC (if necessary)
 - · Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
 - idle in Stages 3, 4 and 5.

Cal

· Side Note: This means that branches are





Data Hazards (1/2)	
 Consider the following sequence of instructions 	
add <u>\$t0</u> , \$t1, \$t2	
sub \$t4, <u>\$t0</u> ,\$t3	
and \$t5, <u>\$t0</u> ,\$t6	
or \$t7, <u>\$t0</u> ,\$t8	
xor \$t9, <u>\$t0</u> ,\$t10	
CSGC L31 Pipelined Execution, part II (12) Gar	cia, Fall 2004 © UCB













Historical Trivia

CS61C L31 Pipelined Execution, part II (19)

- First MIPS design did not interlock and stall on load-use data hazard
- Real reason for name behind MIPS: <u>Microprocessor without</u> Interlocked Pipeline <u>Stages</u> Word Blow on coronym for
 - Word Play on acronym for Millions of Instructions Per Second, also called MIPS

Administrivia

- No lab this week (wed, thu or fri)
 - Due to Veterans Day holiday on Thursday.
 The lab is posted as a take-home lab;
 - show TA your results in the following lab.

Garcia, Fall 2004 © UCB

- Grade freezing update : through HW4
 You have until next Wed to request regrades on HW3,HW4 & P1
- Back to 61C...Advanced Pipelining!
 - "<u>Out-of-order</u>" Execution
 "Superscalar" Execution
 - CS61C L 31 Pipelined Execution part II (20)

Cal

Garcia, Fall 2004 © UCB









Peer Instruction	
Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards (after 10 ³ loops, so pipeline full)	1 2 3
Loop: lw \$t0, 0(\$s1) addu \$t0, \$t0, \$s2 sw \$t0, 0(\$s1) addiu \$s1, \$s1, -4 bne \$s1, \$zero, Loop nop	4 5 7 8
•How many pipeline stages (clock cycles) per loop iteration to execute this code?	9 ⊥0 ^{104 © UCB}

