

Review : Pipelining

- Pipeline challenge is hazards
 - Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in our 5 stage pipeline
 - · Data hazards w/Loads \Rightarrow Load Delay Slot
 - Interlock ⇒ "smart" CPU has HW to detect if conflict with inst following load, if so it stalls

Garcia, Fall 2004 © UCB

- More aggressive performance:
- Superscalar (parallelism)
- Out-of-order execution

Gel _CS61C L32





Memory Hierarchy (1/3)

- Processor
 - executes instructions on order of nanoseconds to picoseconds
 - holds a small amount of code and data in registers
- Memory
 - · More capacity than registers, still limited
 - Access time ~50-100 ns

Disk

- HUGE capacity (virtually limitless)
- VERY slow: runs ~milliseconds
 - Garcia, Fall 2004 © UCB







al

Memory Hierarchy Analogy: Library (2/2)

- Open books on table are <u>cache</u>
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - · Keep as many recently used books open on table as possible since likely to use again

 Also keep as many books on table as possible, since faster than going to library CS61C L32 Caches I (11)

Sarcia, Fall 2004 © UCB

Memory Hierarchy Basis

- Disk contains everything.
- When Processor needs something, bring it into to all higher levels of memory.
- Cache contains copies of data in memory that are being used.
- · Memory contains copies of data on disk that are being used.
- Entire idea is based on <u>Temporal</u> Locality: if we use it now, we'll want to use it again soon (a Big Idea)

Garcia, Fall 2004 © UCB











2. cache miss: nothing in cache in appropriate block, so fetch from memory

```
3. cache miss, block replacement:
     wrong data is in cache at appropriate
block, so discard it and fetch desired
     data from memory (cache always copy)
Cal
```

CS61C L32







• So we create a memory hierarchy:

- each successively lower level contains "most used" data from next higher level
- exploits temporal locality

Cal

561C L 32 Caches L (24)

 do the common case fast, worry less about the exceptions (design principle of MIPS)

Locality of reference is a Big Idea

Garcia, Fall 2004 © UCB