

## Review... • Cache design choices: • size of cache: speed v. capacity • direct-mapped v. associative • for N-way set assoc: choice of N • block replacement policy • 2nd level cache? • Write through v. write back? • Use performance model to pick between choices, depending on programs, technology, budget, ... • Virtual Memory • Predates caches; each process thinks it has all the memory to itself; protection!









Paging Organization (assume 1 KB	oages)
Physical Address     Page is unit of mapping     Virtual Address       0     page 0     1K     0       1024     page 1     1K     1024         Trans     2048	01K 11K 21K
7168 page 7 1K MAP Physical 31744 page 3 Memory Page also unit of transfer from disk Virtue to physical memory Memory	 31] 1K al ory
Cal	













Comparing the 2 levels of hierarchy				
Cache Version	Virtual Memory vers.			
Block or Line	Page			
Miss	Page Fault			
Block Size: 32-64B	Page Size: 4K-8KB			
Placement: Direct Mapped, N-way Set Associat	Fully Associative ive			
Replacement: LRU or Random	Least Recently Used (LRU)			
Write Thru or Back	Write Back			
CS61C L36 VM II (14)	Garcia, Fall 2004 © U Cl			

### **Notes on Page Table**

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must reserve "<u>Swap Space</u>" on disk for each process
- To grow a process, ask Operating System • If unused pages, OS uses them first
  - · If not, OS swaps some old pages to disk
  - $\boldsymbol{\cdot}$  (Least Recently Used to pick pages to swap)
- Each process has own Page Table

CS61C L36 VM II (15)

 Will add details, but Page Table is essence of Virtual Memory

Garcia, Fall 2004 © UCB







Typical TLB Format							
	Virtual Address	Physical Address	Dirty	Ref	Valid	Access Rights	
• TLB just a cache on the page table mappings							
<ul> <li>TLB access time comparable to cache (much less than main memory access time)</li> <li>Dirty: since use write back, need to know whather or not to write page to disk when replaced</li> </ul>							
• <u>Ref</u> : Used to help calculate LRU on replacement • Cleared by OS periodically, then checked to							
	CS61C L36 VM II (19)					Garcia, Fa	II 2004 © U CI

# What if not in TLB? Option 1: Hardware checks page table and loads new Page Table Entry into TLB Option 2: Hardware traps to OS, up to OS to decide what to do MIPS follows Option 2: Hardware knows nothing about page table

## What if the data is on disk?

CS61C L36 VM II (21)

- We load the page off the disk into a free block of memory, using a DMA (Direct Memory Access – very fast!) transfer
  - Meantime we switch to some other process waiting to be run
- When the DMA is complete, we get an interrupt and update the process's page table
  - So when we switch back to the task, the desired data will be in memory

Garcia, Fall 2004 © UCB

	Peer Instruction		
Α.	Locality is important yet different for cache	1.	ABC
	for caches but spatial locality for VM	2:	FFT
В.	Cache management is done by hardware	3:	FTF
	(HW), page table management by the	4:	TFF
	operating system (OS), but TLB management	6:	TFT
	is either by HW or US	7:	TTF
C.	VM helps both with security and cost	8:	TTT



## And in conclusion... Manage memory to disk? Treat as cache

- Included protection as bonus, now critical
- Use Page Table of mappings for each user vs. tag/data in cache
- TLB is cache of Virtual⇒Physical addr trans

Garcia, Fall 2004 © UCB

- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well

CS61C L36 VM II (25)