

CS 61C: Great Ideas in Computer Architecture Datapath Building Blocks

Instructors:
Krste Asanovic, Randy H. Katz
<http://inst.eecs.Berkeley.edu/~cs61c/fa12>

10/21/12 Fall 2012 -- Lecture #24 1

You are Here!

Software

- Parallel Requests
Assigned to computer
e.g., Search "Katz"
- Parallel Threads
Assigned to core
e.g., Lookup, Ads
- Parallel Instructions
>1 instruction @ one time
e.g., 5 pipelined instructions
- Parallel Data
>1 data item @ one time
e.g., Add of 4 pairs of words
- Hardware descriptions
All gates @ one time
- Programming Languages

Hardware

Warehouse Scale Computer

Smart Phone

Harness Parallelism & Achieve High Performance

Computer

Core ... Core

Memory (Cache)

Input/Output

Instruction Unit(s)

Functional Unit(s)

Cache Memory

Logic Gates

Today

10/21/12 Fall 2012 -- Lecture #24 2

Levels of Representation/ Interpretation

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g., MIPS)

Assembler

Machine Language Program (MIPS)

Machine Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;

lw $t0, 0($2)
lw $t1, 4($2)
sw $t1, 0($2)
sw $t0, 4($2)
```

Anything can be represented as a number, i.e., data or instructions

```
0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
```

10/21/12 Fall 2012 -- Lecture #24 3

Review

- Truth table can be mapped to gates for combinational logic design
- Boolean algebra allows minimization of gates
- Sequential vs. Combinational Logic
- Unique configurations of a digital system: *State and State Machines*

10/21/12 Fall 2012 -- Lecture #24 4


Design Hierarchy

10/21/12 Fall 2012 -- Lecture #24 5

Type of Circuits


- Synchronous Digital Systems* consist of two basic types of circuits:
 - Combinational Logic (CL) circuits
 - Output is a function of the inputs only, not the history of its execution
 - E.g., circuits to add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - aka "State Elements"
 - E.g., memories and registers (Registers)

10/21/12 Fall 2012 -- Lecture #24 6



- ### Agenda
- Multiplexer
 - ALU Design
 - And in Conclusion, ...
- 10/21/12 Fall 2012 - Lecture #24 8

- ### Agenda
- Multiplexer
 - ALU Design
 - And in Conclusion, ...
- 10/21/12 Fall 2012 - Lecture #24 9




N Instances of 1-bit-Wide Mux




A hand-drawn diagram of a 1-bit wide multiplexer with inputs a and b, select line S, and output c.

s	ab	c
0	00	0
0	01	0
0	10	1
1	00	0
1	01	1
1	10	0
1	11	1

How many rows in TT?
 $c = \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab$
 $= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab)$
 $= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b)$
 $= \bar{s}(a(1)) + s((1)b)$
 $= \bar{s}a + sb$

10/21/12 Fall 2012 - Lecture #24 11






Subcircuits

- Subcircuit: Logisim equivalent of procedure or method
 - Every project is a hierarchy of subcircuits

10/21/12 Fall 2012 - Lecture #24 16



Administrivia

10/21/12 Fall 2012 - Lecture #24 18

Agenda

- Multiplexer
- ALU Design
- And, in Conclusion, ...


10/21/12

Fall 2012 - Lecture #24

19

Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when S=00, R=A+B
 when S=01, R=A-B
 when S=10, R=A AND B
 when S=11, R=A OR B

10/21/12

Fall 2012 - Lecture #24

20

Simple ALU



10/21/12

Fall 2012 - Lecture #24

21

Adder/Subtractor: One-bit adder Least Significant Bit

	a ₃	a ₂	a ₁	a ₀
+	b ₃	b ₂	b ₁	b ₀
	s ₃	s ₂	s ₁	s ₀

a ₀	b ₀	s ₀	c ₁
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 = a_0 \text{ XOR } b_0$$

$$c_1 = a_0 \text{ AND } b_0$$

10/21/12

Fall 2012 - Lecture #24

22

Adder/Subtractor: One-bit adder (1/2)

	a ₃	a ₂	a ₁	a ₀
+	b ₃	b ₂	b ₁	b ₀
	s ₃	s ₂	s ₁	s ₀

a _i	b _i	c _i	s _i	c _{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i =$$


$$c_{i+1} =$$

10/21/12

Fall 2012 - Lecture #24

23

Adder/Subtractor: One-bit Adder (2/2)





$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$

10/21/12

Fall 2012 - Lecture #24

24



- ### Critical Path
- When setting clock period in synchronous systems, must allow for worst case
 - Path through combinational logic that is worst case called "critical path"
 - Can be estimated by number of "gate delays":
Number of gates must go through in worst case
 - Idea: Doesn't matter if speedup other paths if don't improve the critical path
 - What might critical path of ALU?
- 10/21/12 Fall 2012 - Lecture #24 27

- ### And, in Conclusion, ...
- Use muxes to select among input
 - S input bits selects 2^S inputs
 - Each input can be n-bits wide, indep of S
 - Can implement muxes hierarchically
 - Arithmetic circuits are a kind of combinational logic
- 10/21/12 Fall 2012 - Lecture #24 28