

## CS 61C: Great Ideas in Computer Architecture *Control and Pipelining, Part I*

Instructors:  
Krste Asanovic, Randy H. Katz  
<http://inst.eecs.Berkeley.edu/~cs61c/fa12>

10/29/12 Fall 2012 -- Lecture #27 1

### You Are Here!

**Software**

- Parallel Requests  
Assigned to computer  
e.g., Search "Katz"
- Parallel Threads  
Assigned to core  
e.g., Lookup, Ads
- Parallel Instructions**  
>1 instruction @ one time  
e.g., 5 pipelined instructions
- Parallel Data  
>1 data item @ one time  
e.g., Add of 4 pairs of words
- Hardware descriptions  
All gates @ one time
- Programming Languages

**Hardware**

Warehouse Scale Computer

Smart Phone

Harness Parallelism & Achieve High Performance

Today's Lecture

Instruction Unit(s) Functional Unit(s)

Logic Gates

10/29/12 Fall 2012 -- Lecture #27 2

### Levels of Representation/ Interpretation

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g., MIPS)

Assembler

Machine Language Program (MIPS)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;

lw  $t0, 0($2)
lw  $t1, 4($2)
sw  $t1, 0($2)
sw  $t0, 4($2)
```

Anything can be represented as a number, i.e., data or instructions

```
0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
```

Machine Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)

10/29/12 Fall 2012 -- Lecture #27 3

### Agenda

- Pipelined Execution
- Administrivia
- Pipelined Datapath

10/29/12 Fall 2012 -- Lecture #27 4

### Agenda

- Pipelined Execution
- Administrivia
- Pipelined Datapath





10/29/12 Fall 2012 -- Lecture #27 5

### Review: Single-Cycle Processor

- Five steps to design a processor:
  - Analyze instruction set → datapath requirements
  - Select set of datapath components & establish clock methodology
  - Assemble datapath meeting the requirements: re-examine for pipelining
  - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - Assemble the control logic
    - Formulate Logic Equations
    - Design Circuits


10/29/12 Fall 2012 -- Lecture #27 6

### Pipeline Analogy: Doing Laundry

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away **A B C D**
- Washer takes 30 minutes 
- Dryer takes 30 minutes 
- “Folder” takes 30 minutes 
- “Stasher” takes 30 minutes to put clothes into drawers 

10/29/12 Fall 2012 – Lecture #27 7

### Sequential Laundry




6 PM 7 8 9 10 11 12 1 2 AM

Task Order

- Sequential laundry takes 8 hours for 4 loads

10/29/12 Fall 2012 – Lecture #27 8

### Pipelined Laundry




6 PM 7 8 9 10 11 12 1 2 AM

Task Order

- *Pipelined laundry takes 3.5 hours for 4 loads!*

10/29/12 Fall 2012 – Lecture #27 9

### Pipelining Lessons (1/2)




6 PM 7 8 9

Task Order

- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- **Multiple** tasks operating simultaneously using different resources
- Potential speedup = **Number pipe stages** (4 in this case)
- Time to **fill** pipeline and time to **drain** it reduces speedup: 8 hours/3.5 hours or 2.3X v. potential 4X in this example

10/29/12 Fall 2012 – Lecture #27 10

### Pipelining Lessons (2/2)



6 PM 7 8 9

Task Order

- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by **slowest** pipeline stage
- Unbalanced lengths of pipe stages reduces speedup

10/29/12 Fall 2012 – Lecture #27 11

### Agenda

- Pipelined Execution
- Administrivia
- Pipelined Datapath

10/29/12 Fall 2012 – Lecture #27 12

### Administrivia

- Project #4, Labs #10 and #11, (Last) HW #6 posted
  - Project due 11/11 (Sunday after next)
  - Project is not difficult, but is long: don't wait for the weekend when it is due! Start early!
  - Look at Logisim labs before you start on Project #4
    - Lots of useful tip and tricks for using Logisim in those labs
- TA Sung Roa will hold extended office hours on the project this coming weekend

10/29/12

Fall 2012 – Lecture #27

13

### Administrivia

- Reweighting of Projects
  - Still 40% of grade overall
    - Project 1: 5%
    - Project 2: 12.5%
    - Project 3: 10%
    - Project 4: 12.5%
  - Optional Extra Credit Project 5: up to 5% extra
    - Gold, Silver, and Bronze medals to the three fastest projects
    - Code size and aesthetics also a criteria for recognition
    - Winning projects as selected by the TAs will be highlighted in class

10/29/12

Fall 2012 – Lecture #27

14

### Agenda

- Pipelined Execution
- Administrivia
- Pipelined Datapath

10/29/12

Fall 2012 – Lecture #27

15

### Review: RISC Design Principles

- "A simpler core is a faster core"
- Reduction in the number and complexity of instructions in the ISA → simplifies pipelined implementation
- Common RISC strategies:
  - **Fixed** instruction length, generally a single word (MIPS = 32b); Simplifies process of fetching instructions from memory
  - **Simplified** addressing modes; (MIPS just register + offset) Simplifies process of fetching operands from memory
  - **Fewer** and **simpler** instructions in the instruction set; Simplifies process of executing instructions
  - **Simplified memory access**: only load and store instructions access memory;
  - **Let the compiler do it**. Use a good compiler to break complex high-level language statements into a number of simple assembly language statements


10/29/12

Fall 2012 – Lecture #27

16

### Review: Single Cycle Datapath

- Data Memory  $\{R[rs] + \text{SignExt}[\text{imm16}]\} = R[rt]$



10/29/12

Fall 2012 – Lecture #27

17







### Steps in Executing MIPS







- 1) **IF**: Instruction Fetch, Increment PC
- 2) **ID**: Instruction Decode, Read Registers
- 3) **EX**: Execution
  - Mem-ref: Calculate Address
  - Arith-log: Perform Operation
- 4) **Mem**:
  - Load: Read Data from Memory
  - Store: Write Data to Memory
- 5) **WB**: Write Data Back to Register

10/29/12

Fall 2012 – Lecture #27

18






## Pipeline Performance

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- What is pipelined clock rate?
  - Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

## Pipeline Performance



## Pipeline Speedup

- If all stages are balanced
  - i.e., all take the same time
  - Time between instructions<sub>pipelined</sub> = Time between instructions<sub>nonpipelined</sub> / Number of stages
- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not decrease

## Instruction Level Parallelism (ILP)

- Another parallelism form to go with Request Level Parallelism and Data Level Parallelism
  - RLP – e.g., Warehouse Scale Computing
  - DLP – e.g., SIMD, Map-Reduce
- ILP – e.g., Pipelined Instruction Execution
  - 5 stage pipeline => 5 instructions executing simultaneously, one at each pipeline stage

## And in Conclusion, ...

### The BIG Picture

- Pipelining improves performance by increasing instruction throughput: exploits ILP
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Key enabler is placing registers between pipeline stages