

**CS 61C:**  
**Great Ideas in Computer Architecture**  
*Case Studies: Server and Cellphone microprocessors*

Instructors:  
 Krste Asanovic, Randy H. Katz  
<http://inst.eecs.Berkeley.edu/~cs61c/fa12>

Fall 2012 -- Lecture #38 1

**Today: Intel Haswell and smartphone/tablet processors**

- This material is not on final exam!
- Intended for you to see modern day computer architectures.

Fall 2012 -- Lecture #38 2

**Intel Haswell Core**

- Not yet in production, the next core after Ivy Bridge!
- Acknowledgements: Slides include material from Intel and David Kanter at Real World Technologies
  - Recommend site [realworldtech.com](http://realworldtech.com) for reading about new microprocessor architectures

3

**Tick/Tock Development Model**

45nm Process Technology	32nm Process Technology	22nm Process Technology		
Nehalem NEW Intel® Microarchitecture (Nehalem)	Westmere Intel Microarchitecture (Nehalem)	Sandy Bridge NEW Intel Microarchitecture (Sandy Bridge)	Ivy Bridge Intel Microarchitecture (Sandy Bridge)	Haswell NEW Intel Microarchitecture (Haswell)
TOCK	TICK	TOCK	TICK	TOCK

**Haswell CPU**  
 22nm Process Technology

Haswell builds upon innovations in the 2<sup>nd</sup> and 3<sup>rd</sup> Generation Intel® Core™ i3/i5/i7 Processors (Sandy Bridge and Ivy Bridge)

IDF2012 INTEL DEVELOPER FORUM

32 nm Planar Transistors

22 nm Tri-Gate Transistors

FinFETs are a Berkeley EECS innovation!

Fall 2011 5

**Ivy Bridge (Tick): Recap**

**Built on Sandy Bridge Microarchitecture**

**22nm Process Technology**

**Next Generation Processor Graphics and Media (Microsoft® DirectX® 11)**

**Intel® Secure Key (Digital Random Number Generator)**

**Socket compatibility with Sandy Bridge**

**Solid performance improvement per core**

**Intel® Advanced Vector Extensions (Intel® AVX) 16-bit floating point format**

**Intel® OS Guard (Supervisor Mode Execution Protection)**

IDF2012 INTEL DEVELOPER FORUM


### How to run x86 code fast?

- x86 architecture evolved from 16-bit microprocessor designed for CISC microcoded implementation
  - 8086 introduced in 1978 (34 years old!)
  - Only older widely used ISA is IBM 360 architecture family introduced in 1964 (48 years old!)
- Typical instruction: Reg = Reg op M[Reg]
  - Two-address format
  - Register-memory operations
  - Few general-purpose registers (8 initially, 16 in 64-bit extension)
- Many complex instructions with repeat prefixes
  - String move in one instruction
- Variable-length instructions up to 16 bytes long
- Added one instruction/week over lifetime!!


7

### Convert CISC to RISC Dynamically!


- Translate complex x86 instructions into RISC-like micro-operations ( $\mu$ ops) during instruction decode
  - e.g., "R  $\leftarrow$  R op Mem" translates into
    - load T1, Mem # Load from Mem into temp reg
    - R  $\leftarrow$  R op T1 # Operate using value in temp
- Execute  $\mu$ ops using speculative out-of-order superscalar engine with register renaming
  - Both architectural and temporary registers are renamed from same pool
- Reconstruct whole x86 instructions during commit process to report exceptions precisely
- $\mu$ op translation introduced in Pentium Pro family architecture (P6 family) in 1995, used in all subsequent x86 out-of-order processors



### Haswell Rename/Reorder [Kanter]



### Haswell Execution [Kanter]



### Core Cache Size/Latency/Bandwidth

Metric	Nehalem	Sandy Bridge	Haswell
L1 Instruction Cache	32K, 4-way	32K, 8-way	32K, 8-way
L1 Data Cache	32K, 8-way	32K, 8-way	32K, 8-way
Fastest Load-to-use	4 cycles	4 cycles	4 cycles
Load bandwidth	16 Bytes/cycle	32 Bytes/cycle (banked)	64 Bytes/cycle
Store bandwidth	16 Bytes/cycle	16 Bytes/cycle	32 Bytes/cycle
L2 Unified Cache	256K, 8-way	256K, 8-way	256K, 8-way
Fastest load-to-use	10 cycles	11 cycles	11 cycles
Bandwidth to L1	32 Bytes/cycle	32 Bytes/cycle	64 Bytes/cycle
L1 Instruction TLB	4K: 128, 4-way 2M/4M: 7/thread	4K: 128, 4-way 2M/4M: 8/thread	4K: 128, 4-way 2M/4M: 8/thread
L1 Data TLB	4K: 64, 4-way 2M/4M: 32, 4-way 1G: fractured	4K: 64, 4-way 2M/4M: 32, 4-way 1G: 4, 4-way	4K: 64, 4-way 2M/4M: 32, 4-way 1G: 4, 4-way
L2 Unified TLB	4K: 512, 4-way	4K: 512, 4-way	4K+2M shared: 1024, 8-way

All caches use 64-byte lines



### Administrivia

- Final review session with TAs
  - Wednesday December 5
  - 12:00pm-3:00pm
  - 1 Pimentel

Fall 2012 -- Lecture #38

19

### Smartphone Processors


- Many companies and parts but some common features:
  - ARM ISA for application processors
  - Lots of dedicated accelerator blocks, especially image processors for cameras and GPUs for graphics
  - Only ~2W max power dissipation!

Fall 2012 -- Lecture #38


20

### NVIDIA Tegra 3

- Used in Nexus 7 and many other phones, tablets, and Audi cars...




### Tegra 3 Block Diagram




22




### Tegra3 "4plus1" operation



23

### ARM Cortex A9





- ### Summary
- Continual rapid change in architecture
    - Mobile and server processors include large and increasing number of processors on single chip
    - More specialized processors common
    - New architectural concepts (transactional memory)
  - Covered basic ideas behind architectures in CS61C, but to learn more take CS152
- Fall 2012 -- Lecture #38 28