

CS 61C:
Great Ideas in Computer Architecture
Course Summary and Wrap-up

Instructors:
 Krste Asanovic, Randy H. Katz
<http://inst.eecs.Berkeley.edu/~cs61c/fa12>

11/28/12 Fall 2012 -- Lecture #39 1

New-School Machine Structures
 (It's a bit more complicated!) Project 1

Software

- Parallel Requests
Assigned to computer
e.g., Search "Katz"
- Parallel Threads
Assigned to core
e.g., Lookup, Ads
- Parallel Instructions
>1 instruction @ one time
e.g., 5 pipelined instructions
- Parallel Data
>1 data item @ one time
e.g., Add of 4 pairs of words
- Hardware descriptions
All gates functioning in parallel at same time
- Programming Languages

Hardware

Leverage Parallelism & Achieve High Performance

Fall 2012 -- Lecture #1

6 Great Ideas in Computer Architecture

1. Layers of Representation/Interpretation
2. Moore's Law
3. Principle of Locality/Memory Hierarchy
4. Parallelism
5. Performance Measurement & Improvement
6. Dependability via Redundancy

11/28/12 Fall 2012 -- Lecture #39 3

Powers of Ten inspired 61C Overview

- Going Top Down cover 3 Views

1. Architecture (when possible)
2. Physical Implementation of that architecture
3. Programming system for that architecture and implementation (when possible)

- <http://www.powersof10.com/film>



11/28/12 Fall 2012 -- Lecture #39 4

The Dalles, Oregon 10^4 meters



11/28/12 Fall 2012 -- Lecture #39 5

The Dalles, Oregon 10^4 meters

11/28/12 Fall 2012 -- Lecture #39 6



- Google Warehouse**
- 90 meters by 75 meters, 10 Megawatts
 - Contains 40,000 servers, 190,000 disks
 - Power Utilization Effectiveness: 1.23
 - 85% of 0.23 overhead goes to cooling losses
 - 15% of 0.23 overhead goes to power losses
 - Contains 45, 40-foot long containers
 - 8 feet x 9.5 feet x 40 feet
 - 30 stacked as double layer, 15 as single layer
- 11/28/12 Fall 2012 - Lecture #39 9



Equipment Inside a Container

Server (in rack format):

7 foot **Rack**: servers + Ethernet local area network switch in middle ("rack switch")

Array (aka cluster): server racks + larger local area network switch ("array switch") 10X faster => cost 100X: cost $f(N^2)$

11/28/12 Fall 2012 - Lecture #39 13

Google Rack

10⁰ meters

- Google rack with 20 servers + Network Switch in the middle
- 48-port 1 Gigabit/sec Ethernet switch every other rack
- Array switches connect to racks via multiple 1 Gbit/s links
- 2 datacenter routers connect to array switches over 10 Gbit/s links

11/28/12 Fall 2012 - Lecture #39 14

Programming WSC: MapReduce

```

public static class SumReduce extends Reducer<Text, LongWritable, Text, LongWritable> {
    /** Actual reduce function.
    * @param key Word.
    * @param values Values for this word (partial counts).
    * @param context ReducerContext object for accessing output, configuration information, etc.
    */
    @Override
    public void reduce(Text key, Iterable<LongWritable> values, Context context) throws IOException, InterruptedException {
        long sum = 0L;
        for (LongWritable value : values) {sum += value.get();}
        context.write(key, new LongWritable(sum));
    }
}
    
```

11/28/12 Fall 2012 - Lecture #39 15

6 Great Ideas in Computer Architecture inside the Warehouse Scale Computer

1. Layers of Representation/Interpretation
 - WSC, Container, Rack
2. Moore's Law
3. Principle of Locality/Memory Hierarchy
4. Parallelism
 - Task Level Parallelism, Data Level Parallelism
5. Performance Measurement & Improvement
 - Measure PUE to improve PUE
6. Dependability via Redundancy
 - Multiple WSCs, Multiple Racks, Multiple Switches

11/28/12 Fall 2012 - Lecture #39 16

Google Server Internals

10⁻¹ meters

10 centimeters

11/28/12 Fall 2012 - Lecture #39 17

Google Board Details

- Supplies only 12 volts
- Battery per board vs. large battery room
 - Improves PUE: 99.99% efficient local battery vs 94% for battery room
- 2 SATA Disk Drives
 - 1 Terabyte capacity each
 - 3.5 inch disk drive
 - 7200 RPM
- 2 AMD Opteron Microprocessors
 - Dual Core, 2.2 GHz
- 8 DIMMs
 - 8 GB DDR2 DRAM
- 1 Gbit/sec Ethernet Network Interface Card

11/28/12 Fall 2012 - Lecture #39 18

Programming Multicore Microprocessor: OpenMP

```

#include <omp.h>
#include <stdio.h>
static long num_steps = 100000;
int value[num_steps];
int reduce()
{ int i; int sum = 0;
  #pragma omp parallel for private(x) reduction(+:sum)
  for (i=1; i<= num_steps; i++){
    sum = sum + value[i];
  }
}
    
```

11/28/12 Fall 2012 -- Lecture #39 19

6 Great Ideas in Computer Architecture inside the Server

1. Layers of Representation/Interpretation
2. Moore's Law
 - More transistors => Multicore
3. Principle of Locality/Memory Hierarchy
4. Parallelism
 - Thread Level Parallelism
5. Performance Measurement & Improvement
 - Timers, counters
6. Dependability via Redundancy


11/28/12 Fall 2012 -- Lecture #39 20

AMD Opteron Microprocessor

10⁻² meters

centimeters

11/28/12 Fall 2012 -- Lecture #39 21




AMD Opteron Pipeline Flow



- For integer operations

Number of clock cycles

- 12 stages (Floating Point is 17 stages)
- Up to 106 RISC-ops in progress

11/28/12 Fall 2012 -- Lecture #39 23





Programming One Core: C with Ininsics

```

void mmult(int n, float *A, float *B, float *C)
{
    for ( int i = 0; i < n; i+=4 )
        for ( int j = 0; j < n; j++)
            {
                __m128 c0 = _mm_load_ps(C+i*j*n);
                for( int k = 0; k < n; k++)
                    c0 = _mm_add_ps(c0, _mm_mul_ps(_mm_load_ps(A+i+k*n),
                                                    _mm_load1_ps(B+k+j*n)));
                _mm_store_ps(C+i*j*n, c0);
            }
}
    
```


Inner loop from gcc -O -S







Assembly snippet from innermost loop:




```

movaps (%rax), %xmm9
mulps  %xmm0, %xmm9
addps  %xmm9, %xmm8
movaps 16(%rax), %xmm9
mulps  %xmm0, %xmm9
addps  %xmm9, %xmm7
movaps 32(%rax), %xmm9
mulps  %xmm0, %xmm9
addps  %xmm9, %xmm6
movaps 48(%rax), %xmm9
mulps  %xmm0, %xmm9
addps  %xmm9, %xmm5
    
```



- ### 6 Great Ideas in Computer Architecture inside the Microprocessor
1. Layers of Representation/Interpretation
 - Instruction Set Architecture, micro operations
 2. Moore's Law
 3. Principle of Locality/Memory Hierarchy
 4. Parallelism
 - Instruction Level Parallelism (superscalar, pipelining)
 - Data Level Parallelism
 5. Performance Measurement & Improvement
 6. Dependability via Redundancy
- 11/28/12 Fall 2012 – Lecture #39 29








- ### DIMM Module
- DDR = Double Data Rate
 - Transfers bits on Falling AND Rising Clock Edge
 - Has Single Error Correcting, Double Error Detecting Redundancy (SEC/DED)
 - 72 bits to store 64 bits of data
 - Uses “Chip kill” organization so that if single DRAM chip fails can still detect failure
 - Average server has 22,000 correctable errors and 1 uncorrectable error per year
- 11/28/12 Fall 2012 – Lecture #39 40



Physical Layout of DRAM Bit




11/28/12

Fall 2012 -- Lecture #39

43

Cross Section of DRAM Bits



11/28/12

Fall 2012 -- Lecture #39

44

AMD Dependability

- L1 cache data is SEC/DED protected
- L2 cache and tags are SEC/DED protected
- DRAM is SEC/DED protected with chipkill
- On-chip and off-chip ECC protected arrays include autonomous, background hardware scrubbers
- Remaining arrays are parity protected
 - Instruction cache, tags and TLBs
 - Data tags and TLBs
 - Generally read only data that can be recovered from lower levels

11/28/12

Fall 2012 -- Lecture #39

45

Programming Memory Hierarchy: Cache Blocked Algorithm

- The blocked version of the i-j-k algorithm is written simply as (A,B,C are submatrices of a, b, c)

```
for (i=0; i<N/r; i++)
  for (j=0; j<N/r; j++)
    for (k=0; k<N/r; k++)
      C[i][j] += A[i][k]*B[k][j]
```

- r = block (sub-matrix) size (Assume r divides N)
- $X[i][j]$ = a sub-matrix of X , defined by block row i and block column j

11/28/12

Fall 2012 -- Lecture #12

6 Great Ideas in Computer Architecture inside the chips

1. Layers of Representation/Interpretation
2. Moore's Law
 - Higher capacity caches and DRAM
3. Principle of Locality/Memory Hierarchy
 - Caches, TLBs
4. Parallelism
 - Data Level Parallelism
5. Performance Measurement & Improvement
 - Memory Traffic, Cache Misses
6. Dependability via Redundancy
 - Parity, SEC/DED

11/28/12

Fall 2012 -- Lecture #39

47

Course Summary

- As the field changes, cs61c had to change too!
- It is still about the software-hardware interface
 - Programming for performance!
 - Parallelism: Task-, Thread-, Instruction-, and Data-MapReduce, OpenMP, C, SSE intrinsics
 - Understanding the memory hierarchy and its impact on application performance
- Interviewers ask what you did this semester!

11/28/12

Fall 2012 -- Lecture #39

48

The Future for Future Cal Alumni

- What's The Future?
- New Century, Many New Opportunities:
Parallelism, Cloud, Statistics + CS, Bio + CS,
Society (Health Care, 3rd world) + CS
- "The best way to predict the future is to
invent it" – Alan Kay (inventor of personal
computing vision)
- Future is up to you!

11/28/12

Fall 2012 -- Lecture #39

49

Special Thanks to the TAs:

Alan Christopher,
Loc Thi Bao Do,
James Ferguson,
Anirudh Garg,
William Ku,
Brandon Luong,
Ravi Punj,
Sung Roa Yoon

11/28/12

Fall 2012 -- Lecture #39

50