



## Representation for Denorms (2/2)

### • Solution:

- We still haven't used Exponent = 0, Significand nonzero
- Denormalized number: no leading 1, **implicit exponent = -126.**
- Smallest representable pos num:  
 $a = 2^{-149}$
- Second smallest representable pos num:  
 $b = 2^{-148}$



Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Overview

### • Reserve exponents, significands:

| Exponent | Significand    | Object        |
|----------|----------------|---------------|
| 0        | 0              | 0             |
| 0        | <b>nonzero</b> | <b>Denorm</b> |
| 1-254    | anything       | +/- fl. pt. # |
| 255      | <u>0</u>       | <u>+/- ∞</u>  |
| 255      | <b>nonzero</b> | <b>NaN</b>    |

Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Rounding

- Math on real numbers  $\Rightarrow$  we worry about rounding to fit result in the significant field.
- FP hardware carries 2 extra bits of precision, and rounds for proper value
- Rounding occurs when converting...
  - double to single precision
  - floating point # to an integer

Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## IEEE Four Rounding Modes

- Round towards  $+\infty$ 
  - ALWAYS round "up":  $2.1 \Rightarrow 3$ ,  $-2.1 \Rightarrow -2$
- Round towards  $-\infty$ 
  - ALWAYS round "down":  $1.9 \Rightarrow 1$ ,  $-1.9 \Rightarrow -2$
- Truncate
  - Just drop the last bits (round towards 0)
- Round to (nearest) even (default)
  - Normal rounding, almost:  $2.5 \Rightarrow 2$ ,  $3.5 \Rightarrow 4$
  - Like you learned in grade school
  - Insures fairness on calculation
  - Half the time we round up, other half down

Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Integer Multiplication (1/3)

### • Paper and pencil example (unsigned):

```

Multiplicand 1000 8
Multiplier  x1001 9
-----
           1000
            0000
             0000
+1000
-----
01001000
    
```

- $m$  bits  $\times$   $n$  bits =  $m + n$  bit product

Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Integer Multiplication (2/3)

- In MIPS, we multiply registers, so:
  - 32-bit value  $\times$  32-bit value = 64-bit value
- Syntax of Multiplication (signed):
  - `mult register1, register2`
  - Multiplies 32-bit values in those registers & puts 64-bit product in special result regs:
    - puts product **upper half in hi**, **lower half in lo**
  - **hi** and **lo** are 2 registers separate from the 32 general purpose registers
  - Use **mfhi** register & **mflo** register to move from hi, lo to another register

Cal

CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Integer Multiplication (3/3)

- Example:

- in C:  $a = b * c;$

- in MIPS:

- let b be \$s2; let c be \$s3; and let a be \$s0 and \$s1 (since it may be up to 64 bits)

```
mult $s2,$s3 # b*c
mfhi $s0     # upper half
of          # product
into $s0
mflo $s1    # lower half of
            # product into $s1
```

- Note: Often, we only care about the lower half of the product.



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Integer Division (1/2)

- Paper and pencil example (unsigned):

```

          1001  Quotient
Divisor 1000 | 1001010  Dividend
          -1000
            10
             101
              1010
               -1000
                 10  Remainder
                   (or Modulo result)
```

- Dividend = Quotient x Divisor + Remainder



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Integer Division (2/2)

- Syntax of Division (signed):

- `div register1, register2`
  - Divides 32-bit register 1 by 32-bit register 2:
  - puts remainder of division in `hi`, quotient in `lo`

- Implements C division (/) and modulo (%)

- Example in C:  $a = c / d;$   
 $b = c \% d;$

- in MIPS:  $a \leftrightarrow \$s0; b \leftrightarrow \$s1; c \leftrightarrow \$s2; d \leftrightarrow \$s3$

```
div $s2,$s3 # lo=c/d, hi=c%d
mflo $s0   # get quotient
mfhi $s1   # get remainder
```



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Unsigned Instructions & Overflow

- MIPS also has versions of `mult`, `div` for unsigned operands:

```
multu
```

```
divu
```

- Determines whether or not the product and quotient are changed if the operands are signed or unsigned.

- MIPS **does not** check overflow on ANY signed/unsigned multiply, divide instr

- Up to the software to check `hi`



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## FP Addition & Subtraction

- Much more difficult than with integers (can't just add significands)

- How do we do it?

- De-normalize to match larger exponent
  - Add significands to get resulting one
  - Normalize (& check for under/overflow)
  - Round if needed (may need to renormalize)

- If signs  $\neq$ , do a subtract. (Subtract similar)

- If signs  $\neq$  for add (or = for sub), what's ans sign?

- Question: How do we integrate this into the integer arithmetic unit? [Answer: We don't!]



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## MIPS Floating Point Architecture (

- Separate floating point instructions:

- Single

- Precision:

```
add.s, sub.s, mul.s, div.s
```

- Double

- Precision:

```
add.d, sub.d, mul.d, div.d
```

- These are **far more complicated** than their integer counterparts

- Can take much longer to execute



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## MIPS Floating Point Architecture (1)

- **Problems:**
  - Inefficient to have different instructions take vastly differing amounts of time.
  - Generally, a particular piece of data will not change FP  $\leftrightarrow$  int within a program.
    - Only 1 type of instruction will be used on it.
  - Some programs do no FP calculations
  - It takes lots of hardware relative to integers to do FP fast



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## MIPS Floating Point Architecture (2)

- **1990 Solution:** make a completely separate chip that handles only FP.
- **Coprocessor 1:** FP chip
  - contains 32 32-bit registers: \$f0, \$f1, ...
  - most of the registers specified in .s and .d instruction refer to this set
  - separate load and store: lwc1 and swc1 (“load word coprocessor 1”, “store ...”)
  - **Double Precision:** by convention, **even/odd** pair contain one DP FP number: \$f0/\$f1, \$f2/\$f3, ... , \$f30/\$f31
    - **Even register** is the name



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## MIPS Floating Point Architecture (3)

- **1990 Computer** actually contains multiple separate chips:
  - Processor: handles all the normal stuff
  - Coprocessor 1: handles FP and only FP;
  - more coprocessors?... Yes, later
  - Today, FP coprocessor integrated with CPU, or cheap chips may leave out FP HW
- Instructions to move data between main processor and coprocessors:
  - mfc0, mtc0, mfc1, mtc1, etc.
- Appendix contains many more FP ops



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Peer Instruction 1

- Let X = # of floats between 1 and 2
- Let Y = # of floats between 2 and 3

|    |       |
|----|-------|
| 1: | X > Y |
| 2: | X < Y |
| 3: | X = Y |



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## Peer Instruction 2

1. Converting float  $\rightarrow$  int  $\rightarrow$  float produces same float number
2. Converting int  $\rightarrow$  float  $\rightarrow$  int produces same int number
3. FP add is associative:  $(x+y)+z = x+(y+z)$

|    | ABC |
|----|-----|
| 1: | FFF |
| 2: | FFT |
| 3: | FTF |
| 4: | FTT |
| 5: | TFF |
| 6: | FTT |
| 7: | TTT |
| 8: | TTT |



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB

## “And in conclusion...”

- Reserve exponents, significands:
 

| Exponent | Significand    | Object                         |
|----------|----------------|--------------------------------|
| 0        | 0              | 0                              |
| 0        | <b>nonzero</b> | <b>Denorm</b>                  |
| 1-254    | anything       | +/- fl. pt. #                  |
| 255      | <u>0</u>       | <u>+/- <math>\infty</math></u> |
| 255      | <u>nonzero</u> | <u>NaN</u>                     |
- Integer mult, div uses hi, lo regs
  - mfhi and mflo copies out.
- Four rounding modes (to even default)
- MIPS FL ops complicated, expensive



CS 61C L16 - Floating Point II (1)

Kusalo, Spring 2005 © UCB