inst.eecs.berkeley.edu/~cs61c CS61C:Machine Structures

Lecture 17 – Introduction to MIPS Instruction Representation III



Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Digital film network ⇒ The UK is investing in

150 digital cinemas! Each will get a 100 GiB lossless digital copy of the film and show it on digital 2K (2048x1080) projectors. USA?!





news.bbc.co.uk/1/hi/technology/4297865.stm

CS61C L17 Introduction to MIPS: Instruction Representation III (1)

Clarification - IEEE Four Rounding Modes

- This is just an example in base 10 to show you the 4 modes.
- What really happens is...
- 1) in binary, not decimal!
- 2) at the lowest bit of the mantissa with the guard bit(s) as our extra bit(s), and you need to decide how these extra bit(s) affect the result if the guard bits are "100..."
- 3) If so, you're half-way between the representable numbers.
- E.g., 0.1010 is 5/8, halfway between our representable 4/8 [1/2] and 6/8 [3/4]. Which number do we round to? 4 modes!



Outline

Disassembly

• Pseudoinstructions and "True" Assembly Language (TAL) v. "MIPS" Assembly Language (MAL)



Decoding Machine Language

- How do we convert 1s and 0s to C code?
 Machine language ⇒ C?
- For each 32 bits:
 - Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format.
 - Use instruction type to determine which fields exist.
 - Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number.



Decoding Example (1/7)

• Here are six machine language instructions in hexadecimal:

 00001025_{hex} $0005402A_{hex}$ 11000003_{hex} 00441020_{hex} $20A5FFFF_{hex}$ 08100001_{hex}


- Let the first instruction be at address $4,194,304_{ten}$ (0x0040000_{hex}).
- Next step: convert hex to binary



Decoding Example (2/7)

• The six machine language instructions in binary:

Next step: identify opcode and format



Decoding Example (3/7)

• Select the opcode (first 6 bits) to determine the format:

Format:

• Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format.



Decoding Example (4/7)

• Fields separated based on format/opcode: Format:

R	0	0	0	2	0	37
R	0	0	5	8	0	42
1	4	8	0		+3	
R	0	2	4	2	0	32
Т	8	5	5		-1	
J	2	1,048,577				

• Next step: translate ("disassemble") to MIPS assembly instructions



MIPS Assembly (Part 1):

Address:

Assembly instructions:

 0×00400000 0x00400004 0×00400008 0x0040000c 0×00400010 0×00400014

- or slt beq addi j
- \$2,\$0,\$0 \$8,\$0,\$5 \$8,\$0,3 add \$2,\$2,\$4 \$5,\$5,-1 0x100001
- Better solution: translate to more meaningful MIPS instructions (fix the branch/jump and add labels, registers)



Decoding Example (6/7)

• MIPS Assembly (Part 2):

or \$v0,\$0,\$0 Loop: slt \$t0,\$0,\$a1 beq \$t0,\$0,Exit add \$v0,\$v0,\$a0 addi \$a1,\$a1,-1 j Loop Exit:

• Next step: translate to C code (be creative!)



CS61C L17 Introduction to MIPS: Instruction Representation III (10)

Decoding Example (7/7)

Before He 00001025 0005402A 11000003 00441020 20A5FFFF 08100001	hex hex hex hex hex hex hex hex hex hex	<pre>code (Mapping below) product multiplicand multiplier ; = 0; (multiplier > 0) { duct += multiplicand; tiplier -= 1;</pre>
or Loop: slt beq add add j Exit:	\$t0,\$0,Exit \$v0,\$v0,\$a0	Demonstrated Big 61C Idea: Instructions are just numbers, code is treated like data

Administrivia

- Thanks to TAs who filled in last week
- SIGCSE 2005 was GREAT
- Your midterm is in 7 days!



Review from before: lui

- So how does lui help us?
 - Example:

addi \$t0,\$t0, 0xABABCDCD becomes: lui \$at, 0xABAB ori \$at, \$at, 0xCDCD add \$t0,\$t0,\$at

- Now each I-format instruction has only a 16bit immediate.
- <u>Wouldn't it be nice if the assembler</u> would this for us automatically?
 - If number too big, then just automatically replace addi with lui, ori, add



True Assembly Language (1/3)

- <u>Pseudoinstruction</u>: A MIPS instruction that doesn't turn directly into a machine language instruction, but into other MIPS instructions
- What happens with pseudoinstructions?
 - They're broken up by the assembler into several "real" MIPS instructions.
 - But what is a "real" MIPS instruction? Answer in a few slides
- First some examples

Example Pseudoinstructions

Register Move

move reg2,reg1

Expands to:

add reg2,\$zero,reg1

Load Immediate

- li reg,value
 If value fits in 16 bits:
- addi reg, \$zero, value

else:

- lui reg, upper 16 bits of value
- ori reg,\$zero,lower 16 bits



True Assembly Language (2/3)

• Problem:

- When breaking up a pseudoinstruction, the assembler may need to use an extra reg.
- If it uses any regular register, it'll overwrite whatever the program has put into it.
- Solution:
 - Reserve a register (\$1, called \$at for "assembler temporary") that assembler will use to break up pseudo-instructions.
 - Since the assembler may use this at any time, it's not safe to code with it.



Example Pseudoinstructions

- Rotate Right Instruction
 - ror reg, value Expands to:



sll reg, reg, 32-value

or reg, reg, **\$at**







"No OPeration" instruction
 nop
 Expands to instruction = 0_{ten},
 \$11
 \$0, \$0, 0



Example Pseudoinstructions

• Wrong operation for operand addu reg, reg, value # should be addiu

If value fits in 16 bits, addu is changed to: addiu reg, reg, value else:

- lui \$at,upper 16 bits of value
- ori \$at,\$at,lower 16 bits

addu reg, reg, **\$at**

• How do we avoid confusion about whether we are talking about MIPS assembler with or without pseudoinstructions?



True Assembly Language (3/3)

- MAL (MIPS Assembly Language): the set of instructions that a programmer may use to code in MIPS; this <u>includes</u> pseudoinstructions
- TAL (True Assembly Language): set of instructions that can actually get translated into a single machine language instruction (32-bit binary string)
- A program must be converted from MAL into TAL before translation into 1s & 0s.



CS61C L17 Introduction to MIPS: Instruction Representation III (19)

Questions on Pseudoinstructions

• Question:

- How does MIPS recognize pseudoinstructions?
- Answer:
 - It looks for officially defined pseudoinstructions, such as <u>ror</u> and <u>move</u>
 - It looks for special cases where the operand is incorrect for the operation and tries to handle it gracefully



Rewrite TAL as MAL

• TAL:

	or	\$v0,\$0,\$0
Loop:	slt	\$t0,\$0,\$a1
_	beq	\$t0,\$0,Exit
	add	\$v0,\$v0,\$a0
	addi	\$a1,\$a1,-1
	j	Loop
Exit:	—	

This time convert to MAL

 It's OK for this exercise to make up MAL instructions



Rewrite TAL as MAL (Answer)

• TAL: Loop:	or slt beq add addi	<pre>\$v0,\$0,\$0 \$t0,\$0,\$a1 \$t0,\$0,Exit \$v0,\$v0,\$a0 \$a1,\$a1,-1</pre>
Exit:	Ĵ	Loop
• MAL:		
Loop:	li bge add sub	<pre>\$v0,0 \$zero,\$a1,Exit \$v0,\$v0,\$a0 \$a1,\$a1,1</pre>
Exit:	j	Loop



CS61C L17 Introduction to MIPS: Instruction Representation III (22)



Which of the instructions below are MAL and which are TAL?

- A.addi \$t0, \$t1, 40000
- B.beq \$s0, 10, Exit
- C.sub \$t0, \$t1, 1

ABC 1: MMM 2: MMT 3: MTM МТТ 4: 5: TMM 6: TMT 7: TTM 8: ጥጥጥ

CS61C L17 Introduction to MIPS: Instruction Representation III (23)

- Disassembly is simple and starts by decoding opcode field.
 - Be creative, efficient when authoring C
- Assembler expands real instruction set (TAL) with pseudoinstructions (MAL)
 - Only TAL can be converted to raw binary
 - Assembler's job to do conversion
 - Assembler uses reserved register \$at
 - MAL makes it <u>much</u> easier to write MIPS

