inst.eecs.berkeley.edu/~cs61c

CS61C : Machine Structures

Lecture 21 – State Elements: Circuits That Remember

Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

CPU, GPU, now PPU! ⇒ Ageia's "PhysX" chip will accelerate physics common to video games: rigid, soft body & fluid dynamics, collision detection, finite element analysis, hair & clothing sim!

www.ageia.com/technology.html

upe.cs.berkeley.edu

UPE Undergraduate Lecture Series

The First 30 Years of Berkeley CS
3/10 Thursday, 6-7pm 306 Soda



Prof Richard Karp

Turing Award Winner, Distinguished Teacher

A personal perspective on the history of the Computer Science Division, including the personalities and politics benind its formation, its greatest achievements, and its prospects for the future.

Review…

- ISA is very important abstraction layer
  - Contract between HW and SW
- Basic building blocks are logic *gates*
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types
  - Stateless Combinational Logic (&,|,~), in which output is function of input only
  - State circuits (e.g., registers)

Accumulator Example



Want:

```
S=0;
for (i=0;i<n;i++)
  S = S + Xi
```


First try…Does this work?



Nope!

Reason #1… What is there to control the next iteration of the '`for`' loop?

Reason #2… How do we say: '`S=0`'?

Second try…How about this? Yep!



Rough timing…



Register Details…What's in it anyway?



- n instances of a "Flip-Flop", called that because the output flips and flops betw. 0,1
- D is "data"
- Q is "output"
- Also called "d-q Flip-Flop","d-type Flip-Flop"

What's the timing of a Flip-flop? (1/2)



- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."

What's the timing of a Flip-flop? (2/2)



- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."

Administrivia - Midterm

- Your TAs and readers stayed up until 6:30am to get your exams back to you!
- $\bar{x}$: 47, Median: 48, σ: 14.4



Accumulator Revisited (proper timing 1/2)



Accumulator Revisited (proper timing 2/2)



Pipelining to improve performance (1/2)



Pipelining to improve performance (2/2)



Finite State Machines Introduction



Finite State Machine Example: 3 ones…



Draw the FSM…



Truth table…

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1

Hardware Implementation of FSM



General Model for Synchronous Systems



Peer Instruction

A. HW feedback akin to SW recursion

B. We can implement a D-Q flipflop as simple CL (And, Or, Not gates)

C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

	ABC
1:	FFF
2:	FFT
3:	FTF
4:	FTT
5:	TFF
6:	TFT
7:	TTF
8:	TTT

"And In conclusion…"

- We use feedback to maintain state
- Register files used to build memories
- D-FlipFlops used to build Register files
- Clocks tell us when D-FlipFlops change
  - Setup and Hold times important
- We pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
  - You'll see them in HW classes (150,152) & 164