
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

Lecture 23 – Combinational Logic Blocks

Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

CeBIT 2005 in Hanover: A 7 MiPixel cell phone, and a 102" (2.6m) plasma TV!






www.cnn.com/2005/TECH/ptech/03/11/cebit.gadgets.reut

CS61C L23 Combinational Logic Blocks (1)

 $!!! \Rightarrow$

Review

• Use this table and techniques we learned to transform from 1 to another






Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor




Data Multiplexor (here 2-to-1, n-bit-wide)






N instances of 1-bit-wide mux






How do we build a 1-bit-wide mux?




4-to-1 Multiplexor?



Cal

 $e = \overline{s_1 s_0}a + \overline{s_1} s_0 b + s_1 \overline{s_0} c + s_1 s_0 d$

Is there any other way to do it?



Garcia © UCB




Dan's Thursday OH cancelled (dentist)



Arithmetic and Logic Unit


- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR



when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B



Our simple ALU




Adder/Subtracter Design -- how?


- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



Adder/Subtracter – One-bit adder LSB...

	a_3	a_2	a_1	a_0	
+	b_3	b_2	b_1	b_0	
	S ₃	s_2	s_1	s ₀	







Adder/Subtracter – One-bit adder (1/2)...


						\mathbf{a}_i	b_i	c_i	Si	\mathbf{c}_{i+1}
						0	0	0	0	0
	0	0				0	0	1	1	0
	a_3		a_1	a_0		0	1	0	1	0
+	b_3	b_2	b_1	b_0		0	1	1	0	1
	S 3	s_2	S ₁	S ₀	-		0		1	
	0			j		1	0	1	0	1
							1			
						1	1	1	1	1

$$c_{i+1} =$$



CS61C L23 Combinational Logic Blocks (14)

Adder/Subtracter – One-bit adder (2/2)...




$$s_i = \operatorname{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \operatorname{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$



N 1-bit adders \Rightarrow 1 N-bit adder



What about overflow? **Overflow** = c_n ?



CS61C L23 Combinational Logic Blocks (16)

Consider a 2-bit signed # & overflow:

b, a,

±

 C_2


C.

a ao

#

- $\cdot 10 = -2 + -2 \text{ or } -1$
- $\cdot 11 = -1 + -2$ only
- $\bullet 00 = 0 \text{ NOTHING!}$
- $\cdot 01 = 1 + 1$ only
- Highest adder
 - $C_1 = Carry-in = C_{in}$, $C_2 = Carry-out = C_{out}$
 - No C_{out} or $C_{in} \Rightarrow$ NO overflow!
- What $\cdot C_{in}$, and $C_{out} \Rightarrow NO$ overflow!
 - C_{in} , but no $C_{out} \Rightarrow A,B$ both > 0, overflow!

Consider a 2-bit signed # & overflow:




- Overflows when...
 - C_{in} , but no $C_{out} \Rightarrow A,B$ both > 0, overflow! C_{out} , but no $C_{in} \Rightarrow A,B$ both < 0, overflow!

overflow = $c_n \operatorname{XOR} c_{n-1}$



Extremely Clever Subtractor



CS61C L23 Combinational Logic Blocks (19)



- A. Truth table for mux with 4-bits of signals has 2⁴ rows
- B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl
- C. If 1-bit adder delay is T, the N-bit adder delay would also be T

CS61C L23 Combinational Logic Blocks (20)

ABC

Peer Instruction Answer

- Use muxes to select among input
 - S input bits selects 2S inputs
 - Each input can be n-bits wide, indep of S
- Implement muxes hierarchically
- ALU can be implemented using a mux
 - Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
 - XOR serves as conditional inverter

