inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

## Lecture 23 Combinational Logic Blocks

## Lecturer PSOE Dan Garcia

www . cs . berkeley . edu/~ddgarcia

( 2.6 m ) plasma TV!
www. cnn.com/2005/TECH/ptech/03/11/cebit.gadgets.reut
CS61C L23 Combinational Logic Blocks (1)

## Review

- Use this table and techniques we learned to transform from 1 to another



## Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor

Data Multiplexor (here 2-to-1, n-bit-wide)

cel $\qquad$

## N instances of 1-bit-wide mux

## How many rows in TT?



How do we build a 1-bit-wide max?

$$
\bar{s} a+s b
$$



Cal $\qquad$

4-to-1 Multiplexor?
ab $\subset d$ How many rows in TT?


Cal

$$
e=\overline{s_{1} s_{0}} a+\overline{s_{1}} s_{0} b+s_{1} \overline{s_{0}} c+s_{1} s_{0} d
$$

Is there any other way to do it?


## Administrivia

## - Dan's Thursday OH cancelled (dentist)

## Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR


when $\mathrm{S}=00, \mathrm{R}=\mathrm{A}+\mathrm{B}$<br>when $S=01, R=A-B$<br>when $\mathrm{S}=10, \mathrm{R}=\mathrm{A}$ and B<br>when $S=11, R=A$ or $B$

Our simple ALU


## Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer


## Adder/Subtracter - One-bit adder LSB...

$$
\begin{array}{|cc|cc}
\hline \mathrm{a}_{0} \\
\mathrm{~b}_{0} \\
\hline \mathrm{~s}_{0} \\
& \begin{array}{cc|cc}
\mathrm{a}_{0} & \mathrm{~b}_{0} & \mathrm{~s}_{0} & \mathrm{c}_{1} \\
\hline \hline 0 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 1 \\
\\
s_{0}= \\
c_{1}=
\end{array} & & \\
\end{array}
$$

## Adder/Subtracter - One-bit adder (1/2)...



## Adder/Subtracter - One-bit adder (2/2)...

$$
\begin{aligned}
& a_{i} \\
& s_{i}=\operatorname{xoR}\left(a_{i}, b_{i}, c_{i}\right) \\
& c_{i+1}=\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

## N 1-bit adders $\Rightarrow 1 \mathrm{~N}$-bit adder



What about overflow? Overflow $=\mathrm{c}_{\mathrm{n}}$ ?

## What about overflow?

- Consider a 2-bit signed \# \& overflow:
$\cdot 10=-2+-2$ or -1
$\cdot 11=-1+-2$ only
$\cdot 100=0$ NOTHING!
$\cdot 01=1+1$ only
- Highest adder

- $\mathrm{C}_{1}=$ Carry-in $=\mathrm{C}_{\mathrm{in}}, \mathrm{C}_{2}=$ Carry-out $=\mathrm{C}_{\text {out }}$
- No $\mathrm{C}_{\text {out }}$ or $\mathrm{C}_{\text {in }} \Rightarrow$ NO overflow!

What $\cdot C_{\text {in }}$, and $C_{\text {out }} \Rightarrow$ NO overflow! op?

- $C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
- $C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## What about overflow?

- Consider a 2-bit signed \# \& overflow:

$$
\begin{aligned}
& 10=-2 \\
& 11=-1 \\
& 00=0 \\
& 01=1
\end{aligned}
$$

- Overflows when...

$\cdot C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
$\cdot C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## overflow $=c_{n}$ XOR $c_{n-1}$

Extremely Clever Subtractor


## Peer Instruction

A. Truth table for mux with 4-bits of signals has $2^{4}$ rows
B. We could cascade N 1-bit shifters to make 1 N -bit shifter for sll, srl
C. If 1-bit adder delay is T , the N -bit adder delay would also be T

ABC
1: FFF
2: FFT
3: FTF
4: FTT
5: TFF
6: TFT
7: TTF
8: TTT

## Peer Instruction Answer

## "And In conclusion..."

- Use muxes to select among input
- S input bits selects 2 S inputs
- Each input can be n-bits wide, indep of $S$
- Implement muxes hierarchically
- ALU can be implemented using a mux
- Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
- XOR serves as conditional inverter

