

**Lecture 26 –
 Single Cycle CPU Datapath II**



Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

98,389 UC Identity thefts?! =>

A laptop was stolen from Grad division with names, SS #, birth dates of almost 10⁶ former grad students at UC Berkeley. The thief may not know what they have! Sensitive data allowed on portables? Good idea...NOT!



How to Design a Processor: step-by-step

1. Analyze instruction set architecture (ISA) => datapath requirements
 - meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.




Step 3: Assemble DataPath meeting requirements

- Register Transfer Requirements => Datapath Assembly
- Instruction Fetch
- Read Operands and Execute Operation



3a: Overview of the Instruction Fetch Unit


- The common RTL operations
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code: PC = PC + 4
 - Branch and Jump: PC = "something else"




3b: Add & Subtract

• $R[rd] = R[rs] \text{ op } R[rt]$ Ex.: `addU rd, rs, rt`

• Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields




• ALUctr and RegWr: control logic after decoding the instruction



• We've already defined register file, ALU


Clocking Methodology



- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF, and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period




Register-Register Timing: One complete cycle



3c: Logical Operations with Immediate


- $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$



Already defined 32-bit MUX; Zero Ext?


3d: Load Operations

- $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[imm16]]$
- Example: `lw rt, rs, imm16`



3e: Store Operations

- $\text{Mem}[R[rs] + \text{SignExt}[imm16]] = R[rt]$
- Ex.: `sw rt, rs, imm16`




3f: The Branch Instruction

- `beq rs, rt, imm16`
- `mem[PC]` Fetch the instruction from memory
- `Equal = R[rs] == R[rt]` Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - $PC = PC + 4 + (\text{SignExt}(imm16) \times 4)$
- else
 - $PC = PC + 4$


CS61C L26 Single Cycle CPU Datapath II (11) Garcia © UCB

Datapath for Branch Operations


- `beq rs, rt, imm16`
- Datapath generates condition (equal)



Putting it All Together: A Single Cycle Datapath



An Abstract View of the Implementation



Peer Instruction

- Our **ALU** is a synchronous device
- We could have used **tri-state devices** instead of a MUX to feed busW, the register write data line
- The **ALU** is inactive for memory reads or writes.

	ABC
1:	FFF
2:	FTF
3:	FTF
4:	FTF
5:	TFE
6:	TFE
7:	TFE
8:	TFE

Summary: Single cycle datapath

- 5 steps to design a processor
 - Analyze instruction set => datapath [requirements](#)
 - Select set of datapath components & establish clock methodology
 - [Assemble](#) datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
- Control is the hard part
- Next time!

