# inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

#### Lecture 28 – Single Cycle CPU Control II



#### **Lecturer PSOE Dan Garcia**

www.cs.berkeley.edu/~ddgarcia

DARPA \$s drying up...ouch!  $\Rightarrow$ 

"I'm worried and depressed,"

David Patterson, president of the ACM.
 There is a significant shift of \$ from "Blue Sky" research to military contractors. This is a significant shift, mostly for the worse.
 a significant shift, mostly for the worse.
 www.nytimes.com/2005/04/02/technology/02darpa.html? Garcia © UCB

## **Review: Single cycle datapath**

#### °5 steps to design a processor


- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. <u>Assemble</u> datapath meeting the requirements
- 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. <u>Assemble</u> the control logic
- <sup>°</sup>Control is the hard part

## ° MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location




**Operations always on registers/immediates** 




Input


## A Summary of the Control Signals (2/2)

See		<b>→</b> func	10 0000	10 0010		We D	on't Car	e :-)			
pendix	A	└→ op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010		
			add	sub	ori	lw	SW	beq	jump		
	F	RegDst	1	1	0	0	Х	Х	X		
	ALUSrc		0 0 1 0 0 0	0 0 1 0 0 0	1 0 1 0 0 0	1 1 1 0 0 0	1 x 0 1 0 0	0 x	X		
l M r		/IemtoReg							X	]	
		RegWrite						0	0		
		/IemWrite						0	0		
		PCsel						1	0	]	
		ump						0		]/	
	E	ExtOp	Х	Х	0	1	1	Х	х		
	A	LUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	X		
_		31 26	2	1	16	11	6		0	_	
R-typ	be	ор	rs	rt	1	rd	shamt	fun	ct ad	d, sub	
I-type		ор	rs rt		immediate				ori	, lw, sw, bec	
J-tyj	pe	ор		target address					jur	jump	
									<b></b>	-	







#### Instruction Fetch Unit at the End of Jump




## Instruction Fetch Unit at the End of Jump



#### **Build CL to implement Jump on paper now**



#### **Build CL to implement Jump on paper now**




#### **Administrivia**


• HW7 out today, due in a week



### **Review: Finite State Machine (FSM)**

- States represent possible output values.
- Transitions represent changes between states based on inputs.
- Implement with CL and clocked register feedback.







## Finite State Machines extremely useful!

## They define

- How output signals respond to input signals and previous state.
- How we change states depending on input signals and previous state
- The output signals could be our familiar control signals
  - Some control signals may only depend on CL, not on state at all...
- We could implement very detailed FSMs w/Programmable Logic Arrays




## Taking advantage of sum-of-products

- Since sum-of-products is a convenient notation and way to think about design, offer hardware building blocks that match that notation
- One example is **Programmable Logic Arrays** (PLAs)
- Designed so that can select (program) ands, ors, complements <u>after</u> you get the chip
  - Late in design process, fix errors, figure out what to do later, ...




#### **Programmable Logic Arrays**

- Pre-fabricated building block of many AND/OR gates
  - "Programmed" or "Personalized" by making or breaking connections among gates
  - Programmable array block diagram for sum of products form



## **Enabling Concept**


#### Shared product terms among outputs



CS61C L27 Single Cycle CPU Control II (15)

**Before Programming** 


• All possible connections available before "programming"





## **After Programming**


- Unwanted connections are "blown"
  - Fuse (normally connected, break unwanted ones)
  - Anti-fuse (normally disconnected, make wanted connections)






#### **Alternate Representation**

- Short-hand notation--don't have to draw all the wires
  - X Signifies a connection is present and perpendicular signal is an input to gate






notation for implementing F0 = A B + A' B'



#### **Peer Instruction**



- B. ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? <u>RegDst</u> or <u>ExtOp</u>?
- C. "Don't Care" signals are useful because we 7: can simplify our PLA personality matrix. F / T? 8:

CS61C L27 Single Cycle CPU Control II (19)

BRF

BRT

BEF

BET

5.

6:

## And in Conclusion... Single cycle control

## °5 steps to design a processor

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. <u>Assemble</u> datapath meeting the requirements
- 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. <u>Assemble</u> the control logic
- <sup>°</sup>Control is the hard part

## ° MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location



**Operations always on registers/immediates** 

