inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

Lecture 36 VM II



Lecturer PSOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

MIT & UCB national news \Rightarrow CNN.com

Three MIT played a game of "Academic Mad-libs" to generate a fictitious paper, & it was accepted! Our Bio1A prof used scare tactics to get laptop back, threatening FBI/US Marshals, & national news gets involved!






www.cnn.com/2005/EDUCATION/04/21/academic.hoax.ap abcnews.go.com/Technology/print?id=692448 CS61C L36 VM II (1)

Peer Instruction Example

- ° A direct-mapped \$ will never out-perform a 2way set-associative \$ of the same size.
 - I said "TRUE ... increased associativity!"
 - Right Answer "FALSE ... consider the following"
 - We have 4 byte cache, block size = 1 byte. Compare a 2-way set-associative cache (2 sets using LRU replacement) with a direct mapped cache (four rows).



Typical TLB Format

| Virtual Address | Physical Address | Dirty | Ref | Valid | Access Rights |
|--------------------|---------------------|-------|-----|-------|------------------|
| | | | | | |

- TLB just a cache on the page table mappings
- TLB access time comparable to cache (much less than main memory access time)
- Dirty: since use write back, need to know whether or not to write page to disk when replaced <u>Ref</u>: Used to help calculate LRU on replacement
- Cleared by OS periodically, then checked to see if page was referenced CS61C L36 VM II (3)

- ^o Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- °Option 2: Hardware traps to OS, up to OS to decide what to do
 - MIPS follows Option 2: Hardware knows nothing about page table



What if the data is on disk?

- ^o We load the page off the disk into a free block of memory, using a DMA (Direct Memory Access – very fast!) transfer
 - Meantime we switch to some other process waiting to be run
- ^o When the DMA is complete, we get an interrupt and update the process's page table
 - So when we switch back to the task, the desired data will be in memory



What if we don't have enough memory?

- ^o We chose some other page belonging to a program and transfer it onto the disk if it is dirty
 - If clean (disk copy is up-to-date), just overwrite that data in memory
 - We chose the page to evict based on replacement policy (e.g., LRU)
- ^o And update that program's page table to reflect the fact that its memory moved somewhere else

^o If continuously swap between disk and memory, called Thrashing




- 1. Increasing at least <u>one</u> of {associativity, block size} always a win
- 2. Higher DRAM bandwidth translates to a lower miss rate
- 3. DRAM access time improves roughly as fast as density

ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT



Peer Instruction Answers


- 1. Increasing at least one of {associativity, block size} it always a win
- 2. Higher CRA / bacqwignn translates to a lover rules rate
- 3. DIAM access time improves roughly as fast as a nsity
- 1. Assoc. may increase access time, block may increase miss penalty
- 2. No, a lower miss penalty
- 3. No, access = 9%/year, but density = 2x every 2 yrs!



CS61C L36 VM II (8)

Address Translation & 3 Concept tests

Virtual Address



Peer Instruction (1/3)

°40-bit virtual address, 16 KB page

| | Virtual Page Number (? bits) | Page Offset (? bits) | | | | |
|--------------------------|-------------------------------|----------------------|--|--|--|--|
| °36-bit physical address | | | | | | |
| | Physical Page Number (? bits) | Page Offset (? bits) | | | | |

- ^o Number of bits in Virtual Page Number/ Page offset, Physical Page Number/Page offset?
 - 1: 22/18 (VPN/PO), 22/14 (PPN/PO)
 - 2: 24/16, 20/16
 - 3: 26/14, 22/14
 - 4: 26/14, 26/10 5: 28/12, 24/12



Peer Instruction (1/3) Answer

°40- bit virtual address, 16 KB (2¹⁴ B)

Virtual Page Number (26 bits)

Page Offset (14 bits)

°36- bit virtual address, 16 KB (2¹⁴ B)

Physical Page Number (22 bits)Page Offset (14 bits)

^o Number of bits in Virtual Page Number/ Page offset, Physical Page Number/Page offset?

1: 22/18 (VPN/PO), 22/14 (PPN/PO) 2: 24/16, 20/16 3: 26/14, 22/14 4: 26/14, 26/10 5: 28/12, 24/12



Peer Instruction (2/3): 40b VA, 36b PA
^o 2-way set-assoc. TLB, 256 "slots", 40b VA:
TLB Tag (? bits) TLB Index (? bits) Page Offset (14 bits)

 °TLB Entry: Valid bit, Dirty bit, Access Control (say 2 bits), Virtual Page Number, Physical Page Number

VDAccess (2 bits)TLB Tag (? bits)Physical Page No. (? bits)


°Number of bits in TLB Tag / Index / Entry?

- 1: 12/14/38 (TLB Tag / Index / Entry)
 - 2: $\frac{14}{12}$
 - 3: 18/ 8/44 4: 18/ 8/58



Peer Instruction (2/3) Answer

°2-way set-assoc data cache, 256 (2⁸) "slots", 2 TLB entries per slot => 8 bit index





Cache Tag (? bits) Cache Index (? bits) Block Offset (? bits)

Physical Page Address (36 bits)

^o Data Cache Éntry: Valid bit, Dirty bit, Cache tag + ? bits of Data

V D Cache Tag (? bits)

Cache Data (? bits)

- ^o Number of bits in Data cache Tag / Index / Offset / Entry?
 - 1: 12/ 9/14/87 (Tag/Index/Offset/Entry) 2: 20/10/ 6/86 3: 20/10/ 6/534 4: 21/ 9/ 6/87 5: 21/ 9/ 6/535



Peer Instruction (3/3) Answer

°2-way set-assoc data cache, 64K/1K (2¹⁰) "slots", 2 entries per slot => 9 bit index

Cache Tag (21 bits) Cache Index (9 bits) Block Offset (6 bits)

Physical Page Address (36 bits)

 Data Cache Entry: Valid bit, Dirty bit, Cache tag + 64 Bytes of Data

V D Cache Tag (21 bits)

Cache Data (64 Bytes = 512 bits)

1: 12 / 9 / 14 / 87 (Tag/Index/Offset/Entry) 2: 20 / 10 / 6 / 86 3: 20 / 10 / 6 / 534 4: 21 / 9 / 6 / 87 5: 21 / 9 / 6 / 535

4 Qs for any Memory Hierarchy

° Q1: Where can a block be placed?

- One place (direct mapped)
- A few places (set associative)
- Any place (fully associative)

° Q2: How is a block found?

- Indexing (as in a direct-mapped cache)
- Limited search (as in a set-associative cache)
- Full search (as in a fully associative cache)
- Separate lookup table (as in a page table)

° Q3: Which block is replaced on a miss?

- Least recently used (LRU)
- Random

° Q4: How are writes handled?

Write through (Level never inconsistent w/lower)







Q1: Where block placed in upper level?

^o Block 12 placed in 8 block cache:

- Fully associative
- Direct mapped
- 2-way set associative
 - Set Associative Mapping = Block # Mod # of Sets




Fully associative: block 12 can go anywhere



Direct mapped: block 12 can go only into block 4 (12 mod 8) Block 0 1 2 3 4 5 6 7 no. Set Set Set Set 0 1 2 3 Set associative: block 12 can go anywhere in set 0 (12 mod 4)



Q2: How is a block found in upper level?



^o Direct indexing (using index and block offset), tag compares, or combination

Increasing associativity shrinks index, expands tag



Q3: Which block replaced on a miss?

°Easy for Direct Mapped

- °Set Associative or Fully Associative:
 - Random

CS61C L36 VM II (19)

LRU (Least Recently Used)

| Miss Rates Associativity:2-way 4-way 8-way | | | | | | | |
|---|--------------------|-------|-------|-------|-------|-------|--|
| Size | LRU | Ran | LRU | Ran | LRU | Ran | |
| 16 KB | 5.2% | 5.7% | 4.7% | 5.3% | 4.4% | 5.0% | |
| 64 KB | 1.9% | 2.0% | 1.5% | 1.7% | 1.4% | 1.5% | |
| 250 KB | 1.15% ⁻ | 1.17% | 1.13% | 1.13% | 1.12% | 1.12% | |

Q4: What to do on a write hit?

° Write-through

 update the word in cache block and corresponding word in memory

° Write-back

- update word in cache block
- allow memory word to be "stale"
- => add 'dirty' bit to each line indicating that memory be updated when block is replaced

=> OS flushes cache before I/O !!!

- ° Performance trade-offs?
 - WT: read misses cannot result in writes



Three Advantages of Virtual Memory

1) Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multiple processes reasonable
- Only the most important part of program ("<u>Working Set</u>") must be in physical memory
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later



Three Advantages of Virtual Memory

2) Protection:

- Different processes protected from each other
- Different pages can be given special behavior
 - (Read Only, Invisible to user programs, etc).
- Kernel data protected from User programs
- Very important for protection from malicious programs ⇒ Far more "viruses" under Microsoft Windows
- Special Mode in processor ("Kernel mode") allows processor to change page table/TLB

3) Sharing:

 Can map same physical page to multiple users ("Shared memory")



Why Translation Lookaside Buffer (TLB)?

- Paging is most popular implementation of virtual memory (vs. base/bounds)
- ^o Every paged virtual memory access must be checked against Entry of Page Table in memory to provide protection
- °Cache of Page Table Entries (TLB) makes address translation possible without memory access in common case to make fast



And in Conclusion...

- ° Virtual memory to Physical Memory Translation too slow?
 - Add a cache of Virtual to Physical Address Translations, called a <u>TLB</u>
- ^o Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well
- Virtual Memory allows protected sharing of memory between processes with less swapping to disk



Bonus slide: Virtual Memory Overview (1/4)

^oUser program view of memory:

- Contiguous
- Start from some set address
- Infinitely large
- Is the only running program
- ° Reality:
 - Non-contiguous
 - Start wherever available memory is
 - Finite size





Bonus slide: Virtual Memory Overview (2/4)

° Virtual memory provides:

- illusion of contiguous memory
- all programs starting at same set address
- illusion of ~ infinite memory (2³² or 2⁶⁴ bytes)
- protection



Bonus slide: Virtual Memory Overview (3/4)

° Implementation:

- Divide memory into "chunks" (pages)
- Operating system controls page table that maps virtual addresses into physical addresses
- Think of memory as a cache for disk
- TLB is a cache for the page table



Bonus slide: Virtual Memory Overview (4/4)

[°]Let's say we're fetching some data:

- Check TLB (input: VPN, output: PPN)
 - hit: fetch translation
 - miss: check page table (in memory)
 - Page table hit: fetch translation
 - Page table miss: page fault, fetch page from disk to memory, return translation to TLB
- Check cache (input: PPN, output: data)
 - hit: return value
 - miss: fetch value from memory

